- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98150 > SY89537LMHTR (MICREL INC) 756 MHz, OTHER CLOCK GENERATOR, QCC44 PDF資料下載
參數(shù)資料
| 型號： | SY89537LMHTR |
| 廠商： | MICREL INC |
| 元件分類： | 時(shí)鐘產(chǎn)生/分配 |
| 英文描述： | 756 MHz, OTHER CLOCK GENERATOR, QCC44 |
| 封裝： | 7 X 7 MM, LEAD FREE, MO-220, MLF-44 |
| 文件頁數(shù)： | 2/19頁 |
| 文件大?。?/td> | 819K |
| 代理商： | SY89537LMHTR |
Micrel, Inc.
SY89537L
July 2005
M9999-072105
hbwhelp@micrel.com or (408) 955-1690
10
Functional Description
Overall Function
The
SY89537L
integrated
programmable
clock
synthesizer and fanout buffer is part of a precision
PLL-based clock generation family optimized for
internal system clock generation for (FPGAs, ASICs,
NPU) applications.
Input MUX
The device’s input patent-pending MUX accepts both
a single-ended or differential reference clock; and a
14MHz to 18MHz series resonant crystal (XTAL). The
input MUX has built-in isolation, which minimizes
crosstalk between the two inputs. The input MUX
drives the PLLs phase detector, which expects a
frequency between 14MHz and 18MHz, therefore, the
reference clock can be a maximum frequency of
144MHz when the reference divider is set to: divide-
by-8. The minimum frequency that the reference
accepts is 14MHz when the reference divider is set at:
divide-by-1.
PLL VCO
The VCOs range of operation is from 2.352GHz to
3.024GHz, and the output frequency range is from
73.5MHz to 756MHz. The minimum output frequency
is calculated according to the following equation:
r
PostDivide
der
OutoutDivi
PreDivider
vider
FeedbackDi
Divider
Pre
fphase
fOUT
×
=
8
2
84
2
14MHz
(min)
fOUT
×
=
73.5MHz
(min)
fOUT
=
The
maximum
output
frequency
is
calculated
according to the following equation:
1
2
84
2
18MHz
(max)
fOUT
×
=
756MHz
(max)
fOUT
=
Crystal Input and Oscillator Interface
The SY89537L features a fully integrated on-board
oscillator, which minimizes system implementation
cost. The oscillator is a series resonant, multi-vibrator
type crystal driver.
Oscillator Tips
1. Mount the crystal as close to the SY89537L
as possible to minimize parasitic effects.
2. Mount on the same plane as the SY89537 to
minimize on via hole inductance.
3. To minimize noise pick up on the loop filter
pins, cut the ground plane directly underneath
the loop filter component pads and traces.
4. Keep the crystal and its traces away from
adjacent noisy traces to minimize on noise
coupling.
Table 4 illustrates the crystal specifications. Figure 2
below illustrates how to interface the crystal with the
SY89537L.
Figure 2. Crystal Interface
Quartz Crystal Selection:
Note: Raltron Series Resonant: AS-16.666-S-SMD-T-MI (2) Raltron
External Loop Filter Considerations
The SY89537L features an external PLL loop filter
that allows the users to tailor the PLLs behavior. It is
recommended that ceramic capacitors with NPO or
X7R dielectric be used, since they have very low
effective series resistance. For applications that
require
ultra-low,
cycle-to-cycle
jitter,
use
the
components shown in Figure 3a. For best total jitter
and best spur reduction, use the components shown
in Figure 3b. Larger values of the pole capacitor (C2)
results in less total jitter; however, the loop stability
decreases. Loop stability decreases since the pole
capacitor begins to dominate over the zero capacitor
(C1). The external loop filter allows the user to change
the loop filter values for specific jitter requirements.
Using a smaller resistor in the loop filter decreases the
PLLs loop bandwidth. This results in less noise from
the PLL input, but potentially more noise from the
VCO.
Figure 3a. Loop Filter for Lowest
Cycle-to-Cycle Jitter
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SY89827LHG | 89827 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89827LHGTR | 89827 SERIES, LOW SKEW CLOCK DRIVER, 20 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP64 |
| SY89833ALMGTR | 89833 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16 |
| SY89833ALMI | 89833 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16 |
| SY89833ALMITR | 89833 SERIES, LOW SKEW CLOCK DRIVER, 4 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), QCC16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SY89537LMY | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89537LMY TR | 功能描述:時(shí)鐘合成器/抖動(dòng)清除器 3.3V LVPECL/LVDS Clock Synthesizer System (I Temp, Green) RoHS:否 制造商:Skyworks Solutions, Inc. 輸出端數(shù)量: 輸出電平: 最大輸出頻率: 輸入電平: 最大輸入頻率:6.1 GHz 電源電壓-最大:3.3 V 電源電壓-最小:2.7 V 封裝 / 箱體:TSSOP-28 封裝:Reel |
| SY89537LMYTR | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V Precision LVPECL and LVDS |
| SY89538L | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
| SY89538L_06 | 制造商:MICREL 制造商全稱:Micrel Semiconductor 功能描述:3.3V, Precision LVPECL and LVDS Programmable Multiple Output Bank Clock Synthesizer and Fanout Buffer with Zero Delay |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。