參數(shù)資料
型號: T89C51RD2-SLRCM
廠商: TEMIC SEMICONDUCTORS
元件分類: 微控制器/微處理器
英文描述: 0 to 40 MHz Flash Programmable 8-bit Microcontroller
中文描述: 8-BIT, FLASH, 40 MHz, MICROCONTROLLER, PQCC44
封裝: PLASTIC, LCC-44
文件頁數(shù): 56/104頁
文件大?。?/td> 798K
代理商: T89C51RD2-SLRCM
56
T89C51RD2
4243G
8051
05/03
Table 34.
Program Lock bits
Note:
Note:
Note:
Note:
U: unprogrammed or "one" level.
P: programmed or "zero" level.
X:do not care
WARNING: Security level 2 and 3 should only be programmed after Flash and code
verification.
These security bits protect the code access through the parallel programming interface.
They are set by default to level 4. The code access through the ISP is still possible and
is controlled by the "software security bits" which are stored in the extra Flash memory
accessed by the ISP firmware.
To load a new application with the parallel programmer, a chip erase must first be done.
This will set the HSB in its inactive state and will erase the Flash memory, including the
boot loader and the "Extra Flash Memory" (XAF). If needed, the 1K boot loader and the
XAF content must be programmed in the Flash; the code is provided by ATMEL Wire-
less and Microcontrollers (see section 8.7. ); the part reference can always be read
using Flash parallel programming modes.
Default Values
The default value of the HSB provides parts ready to be programmed with ISP:
SB: Cleared to secure the content of the HSB.
BLJB: Cleared to force ISP operation.
BLLB: Clear to protect the default boot loader.
LB2-0: Security level four to protect the code from a parallel access with maximum
security.
Software Registers
Several registers are used, in factory and by parallel programmers, to make copies of
hardware registers contents. These values are used by ATMEL Wireless and Microcon-
trollers ISP (see section 8.7. ).
These registers are in the "Extra Flash Memory" part of the Flash memory. This block is
also called "XAF" or eXtra Array Flash. They are accessed in the following ways:
Commands issued by the parallel memory programmer.
Commands issued by the ISP software.
Calls of API issued by the application software.
They are several software registers described in Table 35
Program Lock Bits
Protection Description
Security
level
LB0
LB1
LB2
1
U
U
U
No program lock features enabled. MOVC instruction executed from
external program memory returns non encrypted data.
2
P
U
U
MOVC instruction executed from external program memory are disabled
from fetching code bytes from internal memory, EA is sampled and
latched on reset, and further parallel programming of the Flash is
disabled.ISP and software programming with API are still allowed.
3
X
P
U
Same as 2, also verify through parallel programming interface is
disabled.
4
X
X
P
Same as 3, also external execution is disabled.
相關(guān)PDF資料
PDF描述
T89C51RD2-SLRIM 0 to 40 MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLSCL 0 to 40 MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLSCM 0 to 40 MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLSIL 0 to 40 MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLSIM 0 to 40 MHz Flash Programmable 8-bit Microcontroller
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
T89C51RD2-SLRC-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLRI-L 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLRIM 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40 MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLRI-M 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40MHz Flash Programmable 8-bit Microcontroller
T89C51RD2-SLSCL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:0 to 40 MHz Flash Programmable 8-bit Microcontroller