參數(shù)資料
型號(hào)： TAS3004PFBR
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： 消費(fèi)家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP48
封裝： GREEN, PLASTIC, TQFP-48
文件頁(yè)數(shù)： 35/84頁(yè)
文件大小： 671K
代理商： TAS3004PFBR
6–1
6I2C Serial Control Interface
6.1
Introduction
Control parameters for the TAS3004 device can be loaded from an I2C serial EPROM by using the TAS3004 master
interface mode. If no EPROM is found, the TAS3004 device becomes a slave device and loads from another I2C
master interface. Information loaded into the TAS3004 registers is defined in Appendix A.
The I2C bus uses terminals 16 (SDA for data) and 15 (SCL for clock) to communicate between integrated circuits in
a system. These devices can be addressed by sending a unique 7-bit slave address plus R/W bit (1 byte). All
compatible devices share the same terminals via a bidirectional bus using a wired-AND connection. An external
pullup resistor must be used to set the high level on the bus. The TAS3004 device operates in standard mode up to
100 kbps with as many devices on the bus as desired up to the capacitance load limit of 400 pF.
Furthermore, the TAS3004 device supports a subset of the SMBus protocol. When it is attached to the SMBUS, then
byte, word, and block transfers are supported. The SMBus NAK function is not supported and care must be taken
with the sequence of the instructions sent to the TAS3004 device.
Additionally, the TAS3004 device operates in either master or slave mode; therefore, at least one device connected
to the I2C bus must operate in master mode.
6.2
I2C Protocol
The bus standard uses transitions on SDA while the clock is high to indicate start and stop conditions. A high-to-low
transition on SDA indicates a start and a low-to-high transition indicates a stop. Normal data bit transitions must occur
within the low time of the clock period. Figure 6–1 shows these conditions. These start and stop conditions for the
I2C bus are required by standard protocol to be generated by the master. The master must also generate the 7-bit
slave address and the read/write (R/W) bit to open communication with another device and then wait for an
acknowledge condition. The slave holds SDA low during acknowledge clock period to indicate an acknowledgment.
When this occurs, the master transmits the next byte of the sequence.
After each 8-bit word, an acknowledgment must be transmitted by the receiving device. There is no limit on the
number of bytes that can be transmitted between start and stop conditions. When the last word transfers, the master
generates a stop condition to release the bus. Figure 6–1 shows a generic data transfer sequence.
8-Bit Register Data
for Address (N+1)
SCL
SDA
Start
0
A
1
6
7
8-Bit Register Data
for Address (N)
0
A
1
6
7
8-Bit Register Data
for Address (N)
0
A
1
6
7
7-Bit
Slave Address
0
A
1
6
7
R/
W
Stop
Figure 6–1. Typical I2C Data Transfer Sequence
相關(guān)PDF資料
PDF描述
TAS3004PFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS3004PFBRG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS3103DBT SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103IDBT SPECIALTY CONSUMER CIRCUIT, PDSO38
TAS3103DBTRG4 SPECIALTY CONSUMER CIRCUIT, PDSO38
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS3004PFBRG4 功能描述:音頻 DSP Digital Audio Processor w/ Codec RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3103 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Digital Audio Processor With 3D Effects
TAS3103A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:Digital Audio Processor With 3D Effects
TAS3103ADBT 功能描述:音頻 DSP Digital Audio Processor w/ 3D Eff RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS3103ADBTG4 功能描述:音頻 DSP Digital Audio Processor w/ 3D Eff RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*