參數(shù)資料
型號： TAS3218PZPR
廠商： TEXAS INSTRUMENTS INC
元件分類： 消費家電
英文描述： SPECIALTY CONSUMER CIRCUIT, PQFP100
封裝： GREEN, PLASTIC, TQFP-100
文件頁數(shù)： 3/79頁
文件大小： 1263K
代理商： TAS3218PZPR
LRCLK
SCLK
2-Channel Left-Justified Stereo Input
Left Channel
Right Channel
LSB
MSB
LSB
32 clks
24-Bit Mode
20-Bit Mode
16-Bit Mode
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
LRCLK
SCLK
2-Channel Right-Justified (Sony Format) Stereo Input
Left Channel
Right Channel
LSB
MSB
LSB
32 clks
24-Bit Mode
20-Bit Mode
16-Bit Mode
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
23 22 21 20 19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
19 18 17 16 15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
15 14 13
10
9
8
7
6
5
4
3
2
1
0
12 11
SAP Input and Output Normalization
www.ti.com ....................................................................................................................................................................................................... SLES235 – JULY 2008
Discrete Left-Justified
Left-justified (LJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and
when it is for the right channel. The LRCLK is HIGH for the left channel and LOW for the right channel. A bit
clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data lines at the same
time the LRCLK toggles. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218
will mask unused trailing data bit positions.
A.
All data are presented in 2's complement form with MSB first.
Figure 6. SAP Left-Justified 64 Fs Format
Discrete Right-Justified
Right Justified (RJ) timing uses an L/RCLK to define when the data being transmitted is for the left channel and
when it is for the right channel. The L/RCLK is HIGH for the left channel and LOW for the right channel. A bit
clock running at 64 Fs is used to clock in the data. The first bit of data appears on the data 8-bit clock periods
(for 24-bit data) after L/RCLK toggles. In RJ mode the LSB of data is always clocked by the last bit clock before
L/RCLK transitions. The data is written MSB first and is valid on the rising edge of bit clock. The TAS3218 will
mask unused leading data bit positions.
A.
All data are presented in 2's complement form with MSB first.
Figure 7. SAP Right-Justified 64 Fs Format
The TAS3218 supports SAP input and SAP output normalization. This supports simultaneous output to
left-justified and I2S devices.
Copyright 2008, Texas Instruments Incorporated
11
Product Folder Link(s): TAS3218
相關(guān)PDF資料
PDF描述
TAS3218PZP SPECIALTY CONSUMER CIRCUIT, PQFP100
TAS5000PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5000PFBG4 SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5001PFB SPECIALTY CONSUMER CIRCUIT, PQFP48
TAS5001IPFBR SPECIALTY CONSUMER CIRCUIT, PQFP48
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS-3225A 制造商:TEW 功能描述:
TAS-3225A 44.000KHZ 制造商:TEW 功能描述:
TAS-3225J 13.56MHz }20ppm/22pF 制造商:Tokyo Denpa 功能描述:13.560000MHz }20ppm }15ppm 22pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape
TAS-3225J 14.7456MHz }20ppm/18pF 制造商:Tokyo Denpa 功能描述:14.745600MHz }20ppm }15ppm 18pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape
TAS-3225J 16MHz }20ppm/16pF 制造商:Tokyo Denpa 功能描述:16.000000MHz }20ppm }15ppm 16pF 3.2~2.5~0.55mm +85 -30 3.2mm 2.5mm 0.55mm Cut Tape
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*