參數(shù)資料
型號(hào)： TAS5036B
廠商： Texas Instruments, Inc.
英文描述： Digital Audio PWM Processor
中文描述： 數(shù)字音頻 PWM 處理器
文件頁數(shù)： 29/56頁
文件大?。?/td> 713K
代理商： TAS5036B
Architecture Overview
23
SLES073
—
February 2003
TAS5036B
7 Bit Slave Address
R/W
8 Bit Register Address (N)
A
A
8 Bit Register Data For
Address (N)
A
8 Bit Register Data For
Address (N)
A
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
7
6
5
4
3
2
1
0
Start
Stop
SDA
SCL
Figure 2
–
13. Typical I
2
C Sequence
There are no limits on the number of bytes that can be transmitted between start and stop conditions. When
the last word transfers, the master generates a stop condition to release the bus. A generic data transfer
sequence is also shown in Figure 2
–
13.
The 7-bit address for the TAS5036B is 001101X, where X is a programmable address bit. Using the CS0
terminal on the device, the LSB address bit is programmable to permit two devices to be used in a system.
These two addresses are licensed I
2
C addresses and do not conflict with other licensed I
2
C audio devices.
To communicate with the TAS5036B, the I
2
C master uses 0011010 if CS0=0 and 0011011 if CS0=1. In addition
to the 7-bit device address, an 8-bit register address is used to direct communication to the proper register
location within the device interface.
Read and write operations to the TAS5036B can be done using single byte or multiple byte data transfers.
2.5.1 Single Byte Write
As shown in Figure 2
–
14, a single byte data write transfer begins with the master device transmitting a start
condition followed by the I
2
C device address and the read/write bit. The read/write bit determines the direction
of the data transfer. For a write data transfer, the read/write bit is 0. After receiving the correct I
2
C device
address and the read/write bit, the TAS5036B device responds with an acknowledge bit. Next, the master
transmits the address byte or bytes corresponding to the TAS5036B internal memory address being
accessed. After receiving the address byte, the TAS5036B again responds with an acknowledge bit. Next, the
master device transmits the data byte to be written to the memory address being accessed. After receiving
the data byte, the TAS5036B again responds with an acknowledge bit. Finally, the master device transmits
a stop condition to complete the single byte data write transfer.
A6
A5
A4
A3
A2
A1
A0
R/W ACK
A7
A6
A5
A4
A3
A2
A1
A0
ACK
D7
D6
D5
D4
D3
D2
D1
D0
ACK
Start Condition
Stop
Condition
Acknowledge
Acknowledge
Acknowledge
I2C Device Address and
Read/Write Bit
Register Address
Data Byte
Figure 2
–
14. Single Byte Write Transfer
2.5.2 Multiple Byte Write
A multiple byte data write transfer is identical to a single byte data write transfer except that multiple data bytes
are transmitted by the master device to TAS5036B as shown in Figure 2
–
15. After receiving each data byte,
the TAS5036B responds with an acknowledge bit.
相關(guān)PDF資料
PDF描述
TAS5036BPFC Six Channel Digital Audio PWM Precessor
TAS5036IPFC SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TAS5036IPFCR SIX CHANNEL DIGITAL AUDIO PWM PROCESSOR
TB1239BF Bi-CMOS Integrated Circuit Silicon Monolithic
TB1240AN PAL/NTSC 1CHIP (IF + VCD RPOCESSOR) IC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TAS5036B_06 制造商:TI 制造商全稱:Texas Instruments 功能描述:Six Channel Digital Audio PWM Processor
TAS5036BPFC 功能描述:音頻 DSP Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5036BPFCG4 功能描述:音頻 DSP Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube
TAS5036BPFCR 功能描述:多媒體雜項(xiàng) Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube
TAS5036BPFCRG4 功能描述:多媒體雜項(xiàng) Dig Aud PWM Proc RoHS:否 制造商:Texas Instruments 類型: 通道數(shù)量: 轉(zhuǎn)換速率:540 Mbps 分辨率: 封裝 / 箱體:SOIC-16 封裝:Tube
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*