TAS5508
8-Channel Digital Audio PWM Processor
www.ti.com
SLES091D – FEBRUARY 2004 – REVISED JULY 2009
3.2.3
Back-End Error (BKND_ERR)
.................................................................................
463.2.4
Speaker/Headphone Selector (HP_SEL)
.....................................................................
463.2.5
Mute (MUTE)
.....................................................................................................
463.3
Device Configuration Controls
............................................................................................
473.3.1
Channel Configuration Registers
..............................................................................
473.3.2
Headphone Configuration Registers
..........................................................................
483.3.3
Audio System Configurations
..................................................................................
483.3.3.1
Using Line Outputs in 6-Channel Configurations
.................................................
493.3.4
Recovery from Clock Error
.....................................................................................
493.3.5
Power-Supply Volume-Control Enable
.......................................................................
493.3.6
Volume and Mute Update Rate
................................................................................
493.3.7
Modulation Index Limit
..........................................................................................
503.3.8
Interchannel Delay
..............................................................................................
503.4
Master Clock and Serial Data Rate Controls
...........................................................................
503.4.1
PLL Operation
....................................................................................................
513.5
Bank Controls
...............................................................................................................
513.5.1
Manual Bank Selection
.........................................................................................
523.5.2
Automatic Bank Selection
......................................................................................
523.5.2.1
Coefficient Write Operations While Automatic Bank Switch Is Enabled
.......................
523.5.3
Bank Set
..........................................................................................................
523.5.4
Bank-Switch Timeline
...........................................................................................
523.5.5
Bank-Switching Example 1
.....................................................................................
533.5.6
Bank-Switching Example 2
.....................................................................................
534
Electrical Specifications
...................................................................................................... 55 4.1
Absolute Maximum Ratings
...............................................................................................
554.2
Dissipation Rating Table (High-k Board, 105
=C Junction)
................................................
554.3
Dynamic Performance At Recommended Operating Conditions at 25
=C
..............................
554.4
Recommended Operating Conditions
........................................................................
554.5
Electrical Characteristics
.......................................................................................
564.6
PWM Operation
..................................................................................................
564.7
Switching Characteristics
.......................................................................................
564.7.1
Clock Signals
.....................................................................................................
564.7.2
Serial Audio Port
.................................................................................................
574.7.3
I
2C Serial Control Port Operation
..............................................................................
584.7.4
Reset Timing (RESET)
.........................................................................................
594.7.5
Power-Down (PDN) Timing
....................................................................................
594.7.6
Back-End Error (BKND_ERR)
.................................................................................
604.7.7
Mute Timing (MUTE)
............................................................................................
604.7.8
Headphone Select (HP_SEL)
..................................................................................
614.7.9
Volume Control
..................................................................................................
624.8
Serial Audio Interface Control and Timing
...................................................................
624.8.1
I
2S Timing
........................................................................................................
624.8.2
Left-Justified Timing
.............................................................................................
634.8.3
Right-Justified Timing
...........................................................................................
645
I2C Serial-Control Interface (Slave Address 0x36)
................................................................... 65 5.1
General I
2C Operation
.....................................................................................................
655.2
Single- and Multiple-Byte Transfers
.....................................................................................
655.3
Single-Byte Write
...........................................................................................................
665.4
Multiple-Byte Write
.........................................................................................................
665.5
Incremental Multiple-Byte Write
..........................................................................................
675.6
Single-Byte Read
...........................................................................................................
675.7
Multiple-Byte Read
.........................................................................................................
68Contents
3