參數(shù)資料
型號: TDA8757HL
廠商: NXP SEMICONDUCTORS
元件分類: ADC
英文描述: Triple 8-bit ADC 170 Msps
中文描述: 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144
封裝: HEAT SINK, PLASTIC, LQFP-144
文件頁數(shù): 14/37頁
文件大?。?/td> 895K
代理商: TDA8757HL
Philips Semiconductors
TDA8757
Triple 8-bit ADC 170 Msps
Preliminary data
Rev. 07 — 28 February 2002
14 of 37
9397 750 09457
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
8.2.3
ADCs
Three ADCs convert analog signals into three series of 8-bit codes, with a maximum
clock frequency of 170 Msps. The ADCs input range is 1 V (p-p) full-scale and the
pipeline delay is 1 clock cycle from the sampling to the data output. The reference
ladder regulators are integrated.
8.2.4
Data outputs
ADC outputs are straight binary. Pin OE switches the output status between active
and high-impedance (OE = HIGH). It is possible to force the outputs with a maximum
10 pF capacitive load. The timing must be checked very carefully if the capacitive
loads are more than 10 pF.
It is possible to force the outputs to logic 0 during the gain calibration (during HSYNC
pulse) and during the clamping (CLP pulse). This mode is activated through the serial
interface by setting bit ‘Blk’ to logic 1 in register DEMUX.
The TDA8757 provides outputs either on one port (port A) or on two ports (ports A
and B). The selection is made with the serial interface by setting bit ‘Dmx’ to logic 0 or
logic 1 in register DEMUX. When just one port is used (Dmx = 0), the unused ports
are forced to LOW level. When two ports are used (Dmx = 1), it is possible to select
the port that would provide the odd pixel by setting bit ‘Odda’ to logic 1 or logic 0 in
register DEMUX; when this bit is logic 1, the odd pixel is output on port A.
One out-of-range bit exists per channel (OR
R
, OR
G
and OR
B
). It will be at logic 1
when the signal is out-of-range of the ADC voltage ladder.
Finally, two configurations are possible: either the port A outputs and the port B
outputs are both synchronous or they are interleaved. The selection is done by
setting bit ‘Shift’ to logic 0 or logic 1 in register DEMUX.
8.2.5
PLL
The ADCs are clocked by either the internal PLL locked to the reference clock
CKREF or an external clock connected to pin CKEXT. All parts of the PLL are on-chip
except the loop filter capacitance. The selection is performed via the serial interface
by setting bit ‘Ckext’ in register PHASE (Ckext = 1 when the external clock is used).
Fig 7.
Definition of odd and even pixels; Edge = 0, Dmx = 0 and Ckrp = 1.
FCE708
CKADC
CKREF
CKREFO
OUT A
XXX
ODD
EVEN
XXX
相關(guān)PDF資料
PDF描述
TDA8780M True logarithmic amplifier
TDA8798HL Dual 8-bit, 100 Msps A/D converter with DPGA
TDA8842-N2 I2C-bus controlled PAL/NTSC/SECAM TV processors
TDA8840-N2 I2C-bus controlled PAL/NTSC/SECAM TV processors
TDA8841-N2 I2C-bus controlled PAL/NTSC/SECAM TV processors
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TDA8758 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface
TDA8758G 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface
TDA8759HV/8/C1 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO ADC 110MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TDA8759HV/8/C1,551 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TDA8759HV/8/C1,557 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32