- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄371182 > TDA8757HL (NXP SEMICONDUCTORS) Triple 8-bit ADC 170 Msps PDF資料下載
參數(shù)資料
| 型號： | TDA8757HL |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | ADC |
| 英文描述： | Triple 8-bit ADC 170 Msps |
| 中文描述： | 3-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PQFP144 |
| 封裝： | HEAT SINK, PLASTIC, LQFP-144 |
| 文件頁數(shù)： | 19/37頁 |
| 文件大?。?/td> | 895K |
| 代理商： | TDA8757HL |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁當(dāng)前第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
Philips Semiconductors
TDA8757
Triple 8-bit ADC 170 Msps
Preliminary data
Rev. 07 — 28 February 2002
19 of 37
9397 750 09457
Koninklijke Philips Electronics N.V. 2002. All rights reserved.
To modulate this gain, the fine register is programmed using the above equation. With
a full-scale ADC input, the fine register resolution is a
1
2
LSB peak-to-peak (see
Table 7
for N
COARSE
= 32).
The default programmed value is: N
FINE
= 0.
9.1.4
Control register
COAST and HSYNC signals can be derived by setting the I
2
C-bus control bits ‘Vlevel’
and ‘Hlevel’ respectively. When bits ‘Vlevel’ and ‘Hlevel’ are set to zero, COAST and
HSYNC are active HIGH.
Bit ‘Edge’ defines the rising or falling edge of CKREF to synchronize the PLL. It will
be on the rising edge if the bit is a logic 0 and on the falling edge if the bit is at logic 1.
Bits ‘Up’ and ‘Do’ are used for the test, to force the charge pump current. These bits
have to be logic 0 during normal use.
Bit ‘Cken’ is used for the test to check the CKADC internal signal. This bit has to be
logic 0 during normal use.
Bits ‘Ip0’, ‘Ip1’ and ‘Ip2’ control the charge pump current, to increase the bandwidth of
the PLL, as shown in
Table 8
.
The default programmed value is as follows:
Charge pump current = 700
μ
A
Bits ‘Up’ and ‘Do’ are used for testing, normally they are set to logic 0
Rising edge of CKREF: bit ‘Edge’ at logic 0
COAST and HSYNC inputs are active HIGH: bits ‘Vlevel’ and ‘Hlevel’ at logic 0.
9.1.5
VCO register
Bits ‘Z2’, ‘Z1’ and ‘Z0’ enable the internal resistance for the VCO filter to be selected.
Table 7:
N
FINE
0
31
Typical gain correspondence (FINE)
Gain
0.825
0.878
V
i
to be full-scale (V)
1.212
1.139
Table 8:
Ip2
0
0
0
0
1
1
1
1
Charge pump current control
Ip1
0
0
1
1
0
0
1
1
Ip0
0
1
0
1
0
1
0
1
Current (
μ
A)
6.25
12.5
25
50
100
200
400
700
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TDA8780M | True logarithmic amplifier |
| TDA8798HL | Dual 8-bit, 100 Msps A/D converter with DPGA |
| TDA8842-N2 | I2C-bus controlled PAL/NTSC/SECAM TV processors |
| TDA8840-N2 | I2C-bus controlled PAL/NTSC/SECAM TV processors |
| TDA8841-N2 | I2C-bus controlled PAL/NTSC/SECAM TV processors |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TDA8758 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface |
| TDA8758G | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:YC 8-bit low-power analog-to-digital video interface |
| TDA8759HV/8/C1 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO ADC 110MSPS RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TDA8759HV/8/C1,551 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TDA8759HV/8/C1,557 | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 3X8-BITS VIDEO RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。