- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383953 > TLC32041I (Texas Instruments, Inc.) ANALOG INTERFACE CIRCUITS PDF資料下載
參數(shù)資料
| 型號： | TLC32041I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | ANALOG INTERFACE CIRCUITS |
| 中文描述： | 模擬接口電路 |
| 文件頁數(shù)： | 12/33頁 |
| 文件大小： | 453K |
| 代理商： | TLC32041I |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁當(dāng)前第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
TLC32040C, TLC32040I, TLC32041C, TLC32041I
ANALOG INTERFACE CIRCUITS
SLAS014E – SEPTEMBER 1987 – REVISED MAY 1995
12
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
secondary DX serial communication protocol
x x |
←
to TA register
→
| x x |
←
to RA register
→
|
x |
←
to TA’ register
→
| x |
←
to RA’ register
x |
←
to TB register
→
| x |
←
to RB register
x x x x x x x x d7 d6 d5 d4 d3 d2
0
0
d13 and d6 are MSBs (unsigned binary)
→
|
→
|
0
1
d14 and d7 are 2’s complement sign bits
1
0
d14 and d7 are MSBs (unsigned binary)
1
1
Control
register
d2 = 0/1 deletes/inserts the bandpass filter
d3 = 0/1 disables/enables the loopback function
d4 = 0/1 disables/enables the AUX IN+ and AUX IN– terminals
d5 = 0/1 asynchronous/synchronous transmit receive sections
d6 = 0/1 gain control bits (see gain control section)
d7 = 0/1 gain control bits (see gain control section)
reset function
A reset function is provided to initiate serial communications between the AIC and DSP. The reset function
initializes all AIC registers, including the control register. After power has been applied to the AIC, a
negative-going pulse on RESET initializes the AIC registers to provide an 8-kHz A/D and D/A conversion rate
for a 5.184-MHz master clock input signal. The AIC, except the control register, is initialized as follows (see AIC
DX data word format section):
REGISTER
INITIALIZED
REGISTER
VALUE (HEX)
TA
9
TA’
1
TB
24
RA
9
RA’
1
RB
24
The control register bits are reset as follows (see AIC DX data word format section):
d7 = 1, d6 = 1, d5 = 1, d4 = 0, d3 = 0, d2 = 1
This initialization allows normal serial port communications to occur between AIC and DSP. If the transmit and
receive sections are configured to operate synchronously and the user wishes to program different conversion
rates, only the TA, TA’, and TB register need to be programmed, since both transmit and receive timing are
synchronously derived from these registers (see the terminal descriptions and AIC DX word format sections).
The circuit shown below provides a reset on power up when power is applied in the sequence given under
power-up sequence. The circuit depends on the power supplies reaching their recommended values a minimum
of 800 ns before the capacitor charges to 0.8 V above DGTL GND.
VCC+
VCC–
RESET
200 k
0.5
μ
F
TLC32040/
TLC32041
5 V
–5 V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLC32040M | ANALOG INTERFACE CIRCUIT |
| TLC32040MFK | ANALOG INTERFACE CIRCUIT |
| TLC32040MJ | ANALOG INTERFACE CIRCUIT |
| TLC32044C | VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32045IN | VOICE-BAND ANALOG INTERFACE CIRCUITS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLC32041IN | 制造商:TI 制造商全稱:Texas Instruments 功能描述:ANALOG INTERFACE CIRCUITS |
| TLC32042EFN | 制造商:Rochester Electronics LLC 功能描述: |
| TLC32044 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:VOICE-BAND ANALOG INTERFACE CIRCUITS |
| TLC32044 WAF | 制造商:Rochester Electronics LLC 功能描述: |
| TLC32044_3 WAF | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。