參數(shù)資料
型號(hào)： TLC5618CDR
廠商： TEXAS INSTRUMENTS INC
元件分類： DAC
英文描述： SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8
封裝： PLASTIC, SOIC-8
文件頁(yè)數(shù)： 6/24頁(yè)
文件大?。?/td> 480K
代理商： TLC5618CDR
TLC5618, TLC5618A
PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
SLAS156G – JULY 1997 – REVISED APRIL 2001
14
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
APPLICATION INFORMATION
serial interface
When chip select (CS) is low, the input data is read into a 16-bit shift register with the input data clocked in, most
significant bit first. The falling edge of the SCLK input shifts the data into the input register.
The rising edge of CS then transfers the data to the DAC register. When CS is high, input data cannot be clocked
into the input register.
The 16 bits of data can be transferred with the sequence shown in Figure 18.
D15
D14
D13
D12
D11
12 Data Bits
D0
Program Bits
Data Bits
16 Bits
MSB (Input Word)
MSB (Data)
LSB (Data, Input Word)
Figure 18. Input Data Word Format
Table 2 shows the function of program bits D15 – D12.
Table 2. Program Bits D15 – D12 Function
PROGRAM BITS
DEVICE FUNCTION
D15
D14
D13
D12
DEVICE FUNCTION
1
X
Write to latch A with serial interface register data
and latch B updated with buffer latch data
0
X
0
Write to latch B and double buffer latch
0
X
1
Write to double buffer latch only
X
0
X
12.5
s settling time
X
1
X
2.5
s settling time
X
0
X
Powered-up operation
X
1
X
Power down mode
function of the latch control bits (D15 and D12)
Three data transfers are possible. All transfers occur immediately after CS goes high and are described in the
following sections.
latch A write, latch B update (D15 = high, D12 = X)
The serial interface register (SIR) data are written to latch A and the double buffer latch contents are written to
latch B. The double buffer contents are unaffected. This program bit condition allows simultaneous output
updates of both DACs.
Serial
Interface
Register
D12 = X
D15 = High
Latch A
Latch B
Double
Buffer Latch
To DAC A
To DAC B
Figure 19. Latch A Write, Latch B Update
相關(guān)PDF資料
PDF描述
TLC5618AQDR SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8
TLC5618ID SERIAL INPUT LOADING, 12.5 us SETTLING TIME, 12-BIT DAC, PDSO8
5962-9957001Q2A 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLV2548MFKB 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20
TLV2548QDWR 8-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC5618CP 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5618ID 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLC5618IDR 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5618IP 制造商:TI 制造商全稱:Texas Instruments 功能描述:PROGRAMMABLE DUAL 12-BIT DIGITAL-TO-ANALOG CONVERTERS
TLC5620 制造商:TI 制造商全稱:Texas Instruments 功能描述:QUADRUPLE 8-BIT DIGITAL-TO-ANALOG CONVERTERS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*