參數(shù)資料
型號(hào)： TLC876CPWLE
廠商： TEXAS INSTRUMENTS INC
元件分類(lèi)： ADC
英文描述： 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
封裝： TSSOP-28
文件頁(yè)數(shù)： 13/23頁(yè)
文件大?。?/td> 305K
代理商： TLC876CPWLE
TLC876M, TLC876I, TLC876C
10-BIT 20 MSPS PARALLEL OUTPUT CMOS
ANALOG-TO-DIGITAL CONVERTERS
SLAS140C – JULY 1997 – REVISED MAY 1999
20
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
layout and decoupling
With high-frequency high-resolution converters, the layout and decoupling of the reference is critical. The actual
voltage digitized by the TLC876 is relative to the reference voltages. In Figure 22, for example, the reference
return and the bypass capacitors are connected to the shield of the incoming analog signal. Disturbances in the
ground of the analog input, that are common mode to the REFTF, REFBF, and AIN terminals because of the
common ground, are effectively removed by the TLC876 high common mode rejection. Also, these capacitors
should be connected as close to reference terminals as possible.
High-frequency noise sources, VN1 and VN2, are shunted to ground by decoupling capacitors. Any voltage drops
between the analog input ground and the reference bypassing points are treated as input signals by the
converter using the reference inputs. Consequently, the reference decoupling capacitors should be connected
to the same physical analog ground point used by the analog input voltage (see the grounding and layout rules
section).
AIN
REFTF
4 V
VN1
4 V
VN2
REFBF
TLC876
Figure 22. Recommended Bypassing For The Reference
clock input
The clock input is buffered internally with an inverter powered from the DRVDD terminal, which accommodates
either 5-V or 3.3-V CMOS logic input signal swings with the input threshold for the CLK terminal nominally at
DRVDD/2.
The internal pipelined architecture operates on both rising and falling edges of the input clock. To minimize duty
cycle variations, the recommended logic family to drive the clock input is high-speed or advanced CMOS
(HC/HCT, AC/ACT) logic. CMOS logic provides both symmetrical voltage threshold levels and sufficient rise and
fall times to support 20 MSPS operation.
The power dissipated by the correction logic and output buffers is largely proportional to the clock frequency.
Figure 8 illustrates this tradeoff between clock rates and a reduction in power consumption.
相關(guān)PDF資料
PDF描述
TLC876MDWR 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLC876MDW 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, PDSO28
TLE2426MDREP SPECIALTY ANALOG CIRCUIT, PDSO8
TLE4202B BRUSH DC MOTOR CONTROLLER, 2.5 A, PZFM7
TLE4203S BRUSH DC MOTOR CONTROLLER, 6 A, PSFM7
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLC876CPWR 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
TLC876EVM 制造商:Rochester Electronics LLC 功能描述:- Bulk 制造商:Texas Instruments 功能描述:
TLC876I 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
TLC876IDB 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
TLC876IDBLE 制造商:TI 制造商全稱:Texas Instruments 功能描述:10-BIT 20 MSPS PARALLEL OUTPUT CMOS ANALOG-TO-DIGITAL CONVERTERS
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*