- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98248 > TLV1548MFK (TEXAS INSTRUMENTS INC) 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20 PDF資料下載
參數(shù)資料
| 型號： | TLV1548MFK |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | ADC |
| 英文描述： | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CQCC20 |
| 封裝： | CERAMIC, LCC-20 |
| 文件頁數(shù)： | 9/36頁 |
| 文件大小： | 676K |
| 代理商： | TLV1548MFK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當(dāng)前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
TLV1544C, TLV1544I, TLV1548C, TLV1548I, TLV1548M
LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS
WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS
SLAS139C – DECEMBER 1996 – REVISED JANUARY 1999
17
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
operating characteristics over recommended operating free-air temperature range,
VCC = Vref+ = 2.7 V to 5.5 V, I/O CLK frequency = 2.2 MHz (unless otherwise noted) (continued)
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
td(I/O-DATA) Delay time, I/O CLK low to DATA OUT valid
See Figure 11
50
ns
td(I/O-EOC)
Delay time, 10th I/O CLK
↓ to EOC low
See Figure 12
70
240
ns
tPZH, tPZL
Enable time, CS low to DATA OUT valid (MSB driven)
See Figure 8
0.7
1.3
s
tPHZ, tPLZ
Disable time, CS high to DATA OUT invalid (high impedance)
See Figure 8
70
150
ns
tf(EOC)
Fall time, EOC
See Figure 12
15
50
ns
tr(bus)
Rise time, output data bus at 2.2 MHz I/O CLK
See Figure 11
50
250
ns
tf(bus)
Fall time, output data bus at 2.2 MHz I/O CLK
See Figure 11
50
250
ns
All typical values are at TA = 25°C.
PARAMETER MEASUREMENT INFORMATION
_
+
C2
0.1
F
C1
10
F
15 V
– 15 V
VI
Ax
TLV1544/48
U1
C1
10
F
C2
0.1
F
LOCATION
U1
C1
C2
DESCRIPTION
OP27
10-
F 35-V tantalum capacitor
0.1-
F ceramic NPO SMD capacitor
PART NUMBER
—
AVX 12105C104KA105 or equivalent
EOC
D0
Figure 6. Analog Input Buffer to Analog Inputs
EOC
CL = 50 pF
12 k
DATA OUT
Test Point
VCC
RL = 2.18 k
CL = 100 pF
12 k
Test Point
VCC
RL = 2.18 k
Figure 7. Load Circuits
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV1548MJ | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, CDIP20 |
| TLV1548QDBREP | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV1548QDBRQ1 | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV1548QDBRG4Q1 | 8-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20 |
| TLV1549IDRG4 | 1-CH 10-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV1548MFKB | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS |
| TLV1548MJ | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTERS WITH SERIAL CONTROL AND 4/8 ANALOG INPUTS |
| TLV1548MJB | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TLV1548-Q1 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:LOW-VOLTAGE 10-BIT ANALOG-TO-DIGITAL CONVERTER WITH SERIAL CONTROL AND 8 ANALOG INPUTS |
| TLV1548QDBREP | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC Lo Vltg 10B ADC RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。