參數(shù)資料
型號(hào)： TLV2556MPWREP
廠商： TEXAS INSTRUMENTS INC
元件分類： ADC
英文描述： 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
封裝： GREEN, PLASTIC, TSSOP-20
文件頁(yè)數(shù)： 15/37頁(yè)
文件大小： 705K
代理商： TLV2556MPWREP
Timing Information
DATA OUT
1
2
3
5
4
6
10
11
12
1
I/O CLOCK
HiZ State
DATA IN
8
7
9
D7
16
D3
D2
D1
D0
Configure CFGR1
1st Conversion Cycle
CS
First Cycle After Power-Up: Configure CFGR2
Access Cycle
Data Cycle
Invalid Conversion Data
Command 1111
CFGR2 Data
Timing Diagrams
1
2
3
5
4
6
10
11
12
1
MSB1 MSB2 MSB3 MSB4 MSB5
MSB8 MSB9 LSB+1
LSB
HiZ State
2
3
D6
D5
D4
D3
D2
D1
D0
D6
D5
D7
8
7
9
MSB6 MSB7
D7
Previous Conversion Data
MSB
MSB2
MSB1
Shift in New Multiplexer Address,
Simultaneously Shift Out Previous Conversion Result
Access
Cycle
Sample Cycle
Channel
Address
A/D Conversion Interval
Output Data
Format
tconv
CS
I/O
CLOCK
DATA
OUT
DATA
IN
EOC
Initialize
INT
SLAS598A – NOVEMBER 2008 – REVISED JULY 2009 ................................................................................................................................................... www.ti.com
PARAMETER MEASUREMENT INFORMATION (continued)
Figure 45. Timing for CFGR2 Configuration
The host must configure CFGR2 before valid device conversions can begin. This can be accessed through
command 1111. This can be done using 8, 12, or 16 I/O CLOCK clocks. (A minimum of 8 is required to fully
program CFGR2.)
After CFGR2 is configured, the following cycle configures CFGR1 and a valid sample/conversion is performed.
CS can be held low for each remaining cycle. First valid conversion output data is available on the third cycle
after power up.
A.
To minimize errors caused by noise at CS, the internal circuitry waits for a setup time after the CS falling edge before
responding to control input signals. Therefore, no attempt should be made to clock in an address until the minimum
CS setup time has elapsed.
Figure 46. Timing for 12-Clock Transfer Using CS With DATA OUT Set for MSB First
22
Copyright 2008–2009, Texas Instruments Incorporated
Product Folder Link(s): TLV2556-EP
相關(guān)PDF資料
PDF描述
TLV2556MPWREPG4 11-CH 12-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO20
TLV320ADC3001IYZHT 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16
TLV320ADC3001IYZHR 2-CH 16-BIT PROPRIETARY METHOD ADC, SERIAL ACCESS, PBGA16
TLV320ADC3101IRGER320 SPECIALTY CONSUMER CIRCUIT, PQCC24
TLV320ADC3101IRGET320 SPECIALTY CONSUMER CIRCUIT, PQCC24
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TLV2556MPWREPG4 功能描述:模數(shù)轉(zhuǎn)換器 - ADC EP 12B,200KSPS,11Ch RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32
TLV2620ID 制造商:Rochester Electronics LLC 功能描述:- Bulk
TLV2620IDBVR 功能描述:運(yùn)算放大器 - 運(yùn)放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLV2620IDBVRG4 功能描述:運(yùn)算放大器 - 運(yùn)放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
TLV2620IDBVT 功能描述:運(yùn)算放大器 - 運(yùn)放 800 uA/ch 11MHz RRO Lo-Vltg 1-Ch RoHS:否 制造商:STMicroelectronics 通道數(shù)量:4 共模抑制比（最小值）:63 dB 輸入補(bǔ)償電壓:1 mV 輸入偏流（最大值）:10 pA 工作電源電壓:2.7 V to 5.5 V 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-16 轉(zhuǎn)換速度:0.89 V/us 關(guān)閉:No 輸出電流:55 mA 最大工作溫度:+ 125 C 封裝:Reel
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*