參數(shù)資料
型號: TLV320AIC25C
廠商: Texas Instruments, Inc.
英文描述: Layout and Grounding Guidelines for TLV320AIC2x
中文描述: 為TLV320AIC2x布局和接地指南
文件頁數(shù): 21/46頁
文件大?。?/td> 452K
代理商: TLV320AIC25C
SLAS428 AUGUST 2004
www.ti.com
21
’DAC26
HPR
HPL
VGND
Headphone Jack
’DAC26
HPR
HPL
VGND
Headphone Jack
Figure 15. Headphone Configurations, AC-Coupled (left) and Capless (right)
The audio output drivers in high power mode can also be configured to drive a mono differential signal into a speaker load
of 8-
minimum. The speaker load should be connected differentially between the HPR and HPL outputs. Several options
are possible for playback of DAC data in this case. If a stereo digital signal is available, this signal can be sent in normal
stereo fashion to the audio DAC. The programmable digital effects filters can then be used to invert one channel, so that
the signal applied across the speaker load is (LEFT + RIGHT), or effectively a mono-mix of the two channels. A simple
example of how to implement this inversion using the programmable filters is to set the coefficients as follows:
Leftchannel coefficients:
N0=32767, N1=0, N2=0, N3=32767, N4=0, N5=0
D1=0, D2=0, D4=0, D5=0
Rightchannel coefficients: N0=32767, N1=0, N2=0, N3=32767, N4=0, N5=0
D1=0, D2=0, D4=0, D5=0
This provides no spectral shaping; it only inverts the right channel relative to the left channel, such that the signals at HPL
and HPR are (LEFT) and (RIGHT), with the signal across the speaker then being LEFT+ RIGHT. In a general case when
spectral shaping is also desired, the inversion can be accomplished simply by setting N0, N1, and N2 coefficients of one
channel to the negative of the values set for the other channel. Note that the programmable filtering must be enabled by
setting bit D1/REG05H/Page2 to
1
.
To enable the output drivers to deliver higher output power, the DAC output swing should be set to its highest level by setting
bit D10D9/REG06H/Page2 to
11
. It is possible to increase power even further by disabling the built-in short-circuit
protection by programming bit D8 of Reg1DH/Page2 to
1
. In this case care must be taken so a short-circuit at the output
does not occur. Figure 16 shows a typical jack configuration using a capless output configuration. In this configuration, the
’DAC26 drives the loudspeaker whenever headphones are not inserted in the jack and drives the headphones whenever
it is inserted in the jack.
’DAC26
HPR
HPL
VGND
Headphone Jack
Loud Speaker
Figure 16. Speaker Connection
相關PDF資料
PDF描述
TLV320AIC21C Layout and Grounding Guidelines for TLV320AIC2x
TLV320AIC21I Layout and Grounding Guidelines for TLV320AIC2x
TLV320AIC25I Layout and Grounding Guidelines for TLV320AIC2x
TLV320AIC11PFB Labels; External Height:0.275"; External Width:1"; Label Material:Metalized Polyester
TLV320AIC27PFB STEREO AUDIO CODEC
相關代理商/技術參數(shù)
參數(shù)描述
TLV320AIC25CPFB 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC25CPFBG4 功能描述:接口—CODEC 512 x 18 3.3-V Synch FIFO Memory RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC25CPFBR 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC25CPFBRG4 功能描述:接口—CODEC Low Power Low IOVdd Dual Channel RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel
TLV320AIC25EVM 功能描述:EVAL MOD 1.5W PWR AMP TPA0102 RoHS:是 類別:編程器,開發(fā)系統(tǒng) >> 評估演示板和套件 系列:- 產品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 主要目的:電源管理,電池充電器 嵌入式:否 已用 IC / 零件:MAX8903A 主要屬性:1 芯鋰離子電池 次要屬性:狀態(tài) LED 已供物品:板