- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98260 > TLV5624CDGKR (TEXAS INSTRUMENTS INC) SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 PDF資料下載
參數(shù)資料
| 型號： | TLV5624CDGKR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | DAC |
| 英文描述： | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| 封裝： | GREEN, PLASTIC, MSOP-8 |
| 文件頁數(shù)： | 2/22頁 |
| 文件大?。?/td> | 571K |
| 代理商： | TLV5624CDGKR |
TLV5624
2.7V TO 5.5V LOW POWER 8BIT DIGITALTOANALOG
CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN
SLAS235B JULY 1999 REVISED APRIL 2004
10
WWW.TI.COM
TYPICAL CHARACTERISTICS
Figure 12
0.50
0.25
0.00
0.25
0.50
0
32
64
96
128
160
192
224
256
INL
Integral
Nonlinearity
LSB
Digital Output Code
INTEGRAL NONLINEARITY
vs
DIGITAL OUTPUT CODE
APPLICATION INFORMATION
general function
The TLV5624 is an 8-bit, single supply DAC, based on a resistor string architecture. It consists of a serial
interface, a speed and power-down control logic, a programmable internal reference, a resistor string, and a
rail-to-rail output buffer.
The output voltage (full scale determined by reference) is given by:
2REF
CODE
2n
[V]
where REF is the reference voltage and CODE is the digital input value within the range 010 to 2n1, where
n = 8 (bits). The 16-bit word, consisting of control bits and a new DAC value, is illustrated in the data format
section. A power on reset initially resets the internal latches to a defined state (all bits zero).
serial interface
The device has to be enabled with CS set to low. A falling edge of FS starts shifting the data bit-per-bit (starting
with the MSB) to the internal register on high-low transitions of SCLK. After 16 bits have been transferred or
FS rises, the content of the shift register is moved to the DAC latch, which updates the voltage output to the new
level.
The serial interface of the TLV5624 can be used in two basic modes:
D Four wire (with chip select)
D Three wire (without chip select)
Using chip select (four-wire mode), it is possible to have more than one device connected to the serial port of
the data source (DSP or microcontroller). Figure 13 shows an example with two TLV5624s connected directly
to a TMS320 DSP.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TLV5624CDGKRG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624IDRG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624IDGK | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5624CDRG4 | SERIAL INPUT LOADING, 3.5 us SETTLING TIME, 8-BIT DAC, PDSO8 |
| TLV5625ID | SERIAL INPUT LOADING, 3 us SETTLING TIME, 8-BIT DAC, PDSO8 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TLV5624CDGKRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624CDR | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624CDRG4 | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 8-Bit 1.0-3.5us DAC Serial Out RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| TLV5624D | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN |
| TLV5624DGK | 制造商:TI 制造商全稱:Texas Instruments 功能描述:2.7 V TO 5.5 V LOW POWER 8-BIT DIGITAL-TO-ANALOG CONVERTER WITH INTERNAL REFERENCE AND POWER DOWN |
發(fā)布緊急采購，3分鐘左右您將得到回復。