參數(shù)資料
型號: TMP320F2810GHHA
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: DIGITAL SIGNAL PROCESSORS
中文描述: 數(shù)字信號處理器
文件頁數(shù): 32/103頁
文件大?。?/td> 1341K
代理商: TMP320F2810GHHA
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
APRIL 2001
REVISED SEPTEMBER 2001
32
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
XINTCNF2 register (continued)
Table 15. XINTCNF2 Register Bit Definitions (Continued)
BITS
TYPE
NAME
RESET
DESCRIPTION
7,6
R
WLEVEL
0,0
The current number of writes buffered are detectable as follows:
Level
Action
00
01
10
11
empty
1 value currently in the write buffer
2 values currently in the write buffer
3 values currently in the write buffer
The value in the write buffer may be 8-, 16-, or 32-bit data.
Note
: There may be a few cycle delay from when a value enters the write buffer
to the buffer level depth being updated.
8
R/W
MP/MC
Mode
On reset, this bit reflects the state of the XMP/MC input signal sampled at XRS.
The user can modify the state of this bit by writing a 1 or a 0 to this location. This
will be reflected on the XMP/MC output signal. This mode also affects ZONE 7 and
Boot ROM mapping as follows:
MP/MC = 1, microprocessor state
(XINTF ZONE 7 enabled, Boot ROM disabled).
MP/MC = 0, microcomputer state
(XINTF ZONE 7 disabled, Boot ROM enabled).
Note
: The XMP/MC input signal state is ignored after reset.
This bit, when low, will automatically grant a request to an external device driving
the XHOLD input signal low (XHOLDA output signal is driven low when request
granted). This bit, when set high, will not automatically grant a request to an
external device driving the XHOLD input signal low (XHOLDA output signal stays
high).
9
R/W
HOLD
0
If this bit is set, while XHOLD and XHOLDA are both low (external bus accesses
granted) then the XHOLDA signal is forced high (at the end of the current cycle)
and the exteranl interface is taken out of high-impedance mode.
On a reset XRS, this bit is set to zero. If on a reset the XHOLD signal is active-low,
then the bus and all signal strobes must be in high-impedance state and the
XHOLDA signal also driven active-low.
When HOLD mode is enabled and XHOLDA is active-low (external bus grant
active) then the core can still execute code from internal memory. If an access is
made to the external interface, then a not ready signal is generated and the core
is stalled until the XHOLD signal is removed.
10
R
HOLDS
XHOLD input
signal
This bit reflects the current state of the XHOLD input signal. It can be read by the
user to determine if an external device is requesting access to the external bus.
11
R
HOLDAS
XHOLDA input
signal
This bit reflects the current state of the XHOLDA output signal. It can be read by
the user to determine if the external interface is currently granting access to an
external device.
P
相關(guān)PDF資料
PDF描述
TMX320F2810GHHMEP Digital Signal Processors
TMP320F2810GHHMEP Digital Signal Processors
TMX320F2810GHHS DIGITAL SIGNAL PROCESSORS
TMP320F2810GHHS DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFA DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP320F2810GHHMEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMP320F2810GHHS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMP320F2810PBKA 制造商:Texas Instruments 功能描述:
TMP320F2810PBKAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMP320F2810PBKS 功能描述:IC DSP W/FLASH128=LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:TMS320F281x, C2000™ 產(chǎn)品培訓模塊:XLP Deep Sleep Mode 8-bit PIC® Microcontroller Portfolio 標準包裝:22 系列:PIC® XLP™ 18F 核心處理器:PIC 芯體尺寸:8-位 速度:48MHz 連通性:I²C,SPI,UART/USART,USB 外圍設(shè)備:欠壓檢測/復位,POR,PWM,WDT 輸入/輸出數(shù):14 程序存儲器容量:8KB(4K x 16) 程序存儲器類型:閃存 EEPROM 大小:256 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:20-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:642 (CN2011-ZH PDF) 配用:DV164126-ND - KIT DEVELOPMENT USB W/PICKIT 2DM164127-ND - KIT DEVELOPMENT USB 18F14/13K50AC164112-ND - VOLTAGE LIMITER MPLAB ICD2 VPP