參數(shù)資料
型號: TMP320F2810GHHA
廠商: Texas Instruments, Inc.
元件分類: 數(shù)字信號處理
英文描述: DIGITAL SIGNAL PROCESSORS
中文描述: 數(shù)字信號處理器
文件頁數(shù): 36/103頁
文件大小: 1341K
代理商: TMP320F2810GHHA
TMS320F2810, TMS320F2812
DIGITAL SIGNAL PROCESSORS
SPRS174B
APRIL 2001
REVISED SEPTEMBER 2001
36
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251
1443
vector table mapping
The interrupt vector table can be mapped into the five distinct areas listed in Table 19.
Table 19. Interrupt Vector Table Mapping
VECTOR MAPS
VECTORS FETCHED
FROM
ADDRESS RANGE
VMAP
M0M1MAP
MP/MC
ENPIE
M1 Vector
M1 SARAM Block
0x000000
0x00003F
0
0
X
X
M0 Vector
M0 SARAM Block
0x000000
0x00003F
0
1
X
X
BROM Vector
XINTF Vector
§
ROM Block
0x3FFFC0
0x3FFFFF
1
X
0
0
XINTF Zone 7 Block
0x3FFFC0
0x3FFFFF
1
X
1
0
PIE Vector
PIE Block
0x000D00
0x000DFF
1
X
X
1
On the F2810 and F2812 devices, the VMAP and M0M1MAP modes are set to
1
on reset. The ENPIE mode is forced to
0
on reset.
Vector map M1 Vector is a reserved mode only.
§
Valid on F2812 only
After reset operation, the vector table will be located in the areas listed in Table 20.
Table 20. Vector Table Mapping After Reset Operation
VECTOR MAPS
RESET FETCHED
FROM
ADDRESS RANGE
VMAP
M0M1MAP
MP/MC
ENPIE
BROM Vector
XINTF Vector
§
On the F2810 and F2812 devices, the VMAP and M0M1MAP modes are set to
1
on reset. The ENPIE mode is forced to
0
on reset.
§
Valid on F2812 only
ROM Block
0x3FFFC0
0x3FFFFF
1
1
0
0
XINTF Zone 7 Block
0x3FFFC0
0x3FFFFF
1
1
1
0
The vector mapping is controlled by the following mode bits/signals:
VMAP:
This bit is found in Status Register 1 (bit 3). A device reset sets this bit to 1. The state of this
bit can be modified by writing to ST1 or by
SETC/CLRC VMAP
instructions.
M0M1MAP:
This bit is found in Status Register 1 (bit 11). A device reset sets this bit to 1. The state of this
bit can be modified by writing to ST1 or by
SETC/CLRC M0M1MAP
instructions. This bit
should remain set. M0M1MAP = 0 is reserved for TI testing.
MP/MC:
This bit is found in XINTCNF2 Register (bit 8). On the F2812, the default value of this bit, on
reset, is set by the XMP/MC input device signal. On the F2810, XMP/MC is tied low internally.
The state of this bit can be modified by writing to the XINTCNF2 register (address 0x0000
0B34).
ENPIE:
This bit is found in PIECTRL Register (bit 0). The default value of this bit, on reset, is set to
0
(PIE disabled). The state of this bit can be modified by writing to the PIECTRL register
(address 0x0000 0CE0).
The external interrupts are configured using the registers listed in Table 27.
P
相關(guān)PDF資料
PDF描述
TMX320F2810GHHMEP Digital Signal Processors
TMP320F2810GHHMEP Digital Signal Processors
TMX320F2810GHHS DIGITAL SIGNAL PROCESSORS
TMP320F2810GHHS DIGITAL SIGNAL PROCESSORS
TMX320F2810PGFA DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP320F2810GHHMEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMP320F2810GHHS 制造商:TI 制造商全稱:Texas Instruments 功能描述:DIGITAL SIGNAL PROCESSORS
TMP320F2810PBKA 制造商:Texas Instruments 功能描述:
TMP320F2810PBKAEP 制造商:TI 制造商全稱:Texas Instruments 功能描述:Digital Signal Processors
TMP320F2810PBKS 功能描述:IC DSP W/FLASH128=LQFP RoHS:是 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:TMS320F281x, C2000™ 產(chǎn)品培訓(xùn)模塊:XLP Deep Sleep Mode 8-bit PIC® Microcontroller Portfolio 標準包裝:22 系列:PIC® XLP™ 18F 核心處理器:PIC 芯體尺寸:8-位 速度:48MHz 連通性:I²C,SPI,UART/USART,USB 外圍設(shè)備:欠壓檢測/復(fù)位,POR,PWM,WDT 輸入/輸出數(shù):14 程序存儲器容量:8KB(4K x 16) 程序存儲器類型:閃存 EEPROM 大小:256 x 8 RAM 容量:512 x 8 電壓 - 電源 (Vcc/Vdd):1.8 V ~ 5.5 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 11x10b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:20-DIP(0.300",7.62mm) 包裝:管件 產(chǎn)品目錄頁面:642 (CN2011-ZH PDF) 配用:DV164126-ND - KIT DEVELOPMENT USB W/PICKIT 2DM164127-ND - KIT DEVELOPMENT USB 18F14/13K50AC164112-ND - VOLTAGE LIMITER MPLAB ICD2 VPP