參數(shù)資料
型號(hào): TMP86FS64FG
元件分類(lèi): 微控制器/微處理器
英文描述: 8-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP100
封裝: 20 X 14 MM, 0.65 MM PITCH, LEAD FREE, PLASTIC, QFP-100
文件頁(yè)數(shù): 184/253頁(yè)
文件大?。?/td> 1801K
代理商: TMP86FS64FG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)當(dāng)前第184頁(yè)第185頁(yè)第186頁(yè)第187頁(yè)第188頁(yè)第189頁(yè)第190頁(yè)第191頁(yè)第192頁(yè)第193頁(yè)第194頁(yè)第195頁(yè)第196頁(yè)第197頁(yè)第198頁(yè)第199頁(yè)第200頁(yè)第201頁(yè)第202頁(yè)第203頁(yè)第204頁(yè)第205頁(yè)第206頁(yè)第207頁(yè)第208頁(yè)第209頁(yè)第210頁(yè)第211頁(yè)第212頁(yè)第213頁(yè)第214頁(yè)第215頁(yè)第216頁(yè)第217頁(yè)第218頁(yè)第219頁(yè)第220頁(yè)第221頁(yè)第222頁(yè)第223頁(yè)第224頁(yè)第225頁(yè)第226頁(yè)第227頁(yè)第228頁(yè)第229頁(yè)第230頁(yè)第231頁(yè)第232頁(yè)第233頁(yè)第234頁(yè)第235頁(yè)第236頁(yè)第237頁(yè)第238頁(yè)第239頁(yè)第240頁(yè)第241頁(yè)第242頁(yè)第243頁(yè)第244頁(yè)第245頁(yè)第246頁(yè)第247頁(yè)第248頁(yè)第249頁(yè)第250頁(yè)第251頁(yè)第252頁(yè)第253頁(yè)
Page 23
TMP86FS64FG
2.2.4.1 STOP Mode
The STOP mode is controlled by the system control resister 1 (SYSCR1), STOP pin input and STOP5 to
STOP2. The STOP pin is used as the P20 port and INT5 pin (external interrupt input 5). The STOP mode is
entered by setting SYSCR1<STOP> to 1, and the following status is held in the STOP mode.
1. Both high-frequency and low-frequency oscillations are stopped, and all internal behaviors are
stopped.
2. The data memory, registers, and program status words and port output latches hold the status
before the STOP mode is entered.
3. The prescaler and divider of the timing generator are cleared to 0.
4. The program counter holds the address of the instruction after next to the instruction (e.g.,
[SET(SYSCR1).7]) by which the STOP mode is entered.
The STOP mode contains the level-sensitive and edge-sensitive exit modes which can be selected in
SYSCR1<RELM>. In the case of the edge-sensitive exit mode, STOP5 to STOP2 must be disabled.
Note 1: Unlike the key-on wake-up input pin, the STOP pin does not have the function to disable input. To use
the STOP mode, the STOP pin must be used to exit the STOP mode.
Note 2: During STOP period (from the start of the STOP mode to the end of warm-up period time), interrupt
latches are set to 1 due to external interrupt signal changes, and interrupts may be accepted immedi-
ately after the STOP mode is exited. Therefore, disable interrupts before entering the STOP mode.
Before enabling interrupts after the STOP mode is exited, clear unnecessary interrupt latches before-
hand.
(1) Level-sensitive exit mode (RELM = 1)
In this mode, the STOP mode is exited by setting the STOP pin to high or STOP5 to STOP2 (can be
specified to each bit in STOPCR) to low. This mode is used for capacitor back-up when the main
power supply is cut off and long tern battery back-up.
When the STOP pin input is set to high or STOP5 to STOP2 is set to low, executing an instruction
to enter the STOP mode does not enter the STOP mode, but immediately starts the exit sequence
(warm-up). When the STOP mode is entered in the level-sensitive exit mode, it is required to check
that the STOP pin input is programmed to low and the STOP5 to STOP2 pin input is programmed to
high by the following methods.
1. Testing the port condition.
2. Using the INT5 interrupt (an interrupt is generated at the falling edge of the INT5 pin input)
Example 1 :Entering the STOP mode from the NORMAL mode by testing a port P20
LD
(SYSCR1), 01010000B
: Sets the level-sensitive exit mode.
SSTOPH:
TEST
(P2PRD) . 0
: Wait state until the STOP pin input becomes low.
JRS
F, SSTOPH
DI
: IMF¨0
SET
(SYSCR1) . 7
: Enters the STOP mode.
相關(guān)PDF資料
PDF描述
TMP87P409N 8-BIT, MROM, 8 MHz, MICROCONTROLLER, PDIP28
TMP87P808NG 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PDIP28
TMP87PM14FG 8-BIT, OTPROM, 8 MHz, MICROCONTROLLER, PQFP64
TMP88CM38AFG 8-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP44
TMP88CP76F 8-BIT, MROM, 12.5 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP86FS64FG(TZ) 功能描述:8位微控制器 -MCU 60K Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時(shí)鐘頻率:50 MHz 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風(fēng)格:SMD/SMT
TMP86P202MG 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86P202P 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:High performance, Low Cost 20 pin OTP TMP86P202P
TMP86P202PG 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:8 Bit Microcontroller
TMP86P203MG 制造商:TOSHIBA 制造商全稱(chēng):Toshiba Semiconductor 功能描述:8 Bit Microcontroller