參數(shù)資料
型號: TMP90P800
廠商: Toshiba Corporation
英文描述: A System Evaluation LSI With One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(帶一次可編程ROM(8192 x 8位),RAM(256 x 8位))
中文描述: 一個系統(tǒng)評價芯片與一次性可編程(8192 × 8位),內(nèi)存(256 × 8位)(系統(tǒng)評估大規(guī)模集成電路(帶一次可編程ROM的(8192 × 8位),內(nèi)存(256 × 8位))
文件頁數(shù): 13/18頁
文件大?。?/td> 485K
代理商: TMP90P800
TOSHIBA CORPORATION
13/18
TMP90P800
AC Measuring Conditions
Output level: High 2.2V/Low 0.8V, C
(However, CL = 100pF for AD0 ~ 7, A8 ~ 15, ALE, RD, WR)
Input level: High 2.4V/Low 0.45V (AD0 ~ AD7)
High 0.8V
CC
/Low 0.2V
L
= 50pF
CC
(excluding AD0 ~ AD7)
4.3 AC Characteristics
V
CC
= 5V
±
10% TA = -40 ~ 85
TA = -20 ~ 70
°
C (1 ~ 10MHz)
°
C (1 ~ 12.5MHz)
Symbol
Parameter
Variable
10MHz Clock
12.5MHz Clock
Unit
Min
Max
Min
Max
Min
Max
t
OSC
t
CYC
t
WH
t
WL
t
AL
t
LA
t
LL
t
LC
t
CL
t
ACL
t
ACH
t
CA
t
ADL
t
ADH
t
RD
t
RR
t
HR
t
RAE
t
WW
t
DW
t
WD
t
ACKH
t
ACKL
t
CKHA
t
CCK
t
CKHC
t
DCK
t
CWA
t
AWAL
t
WAH
t
AWAH
t
CPW
t
PRC
t
CPR
Oscillation cycle ( = x)
80
1000
100
80
ns
CLK Period
4x
4x
400
320
ns
CLK High width
2x - 40
160
120
ns
CLK Low width
A0 ~ 7 effective address
ALE fall
ALE fall
A0 ~ 7 hold
ALE Pulse width
2x - 40
160
120
ns
0.5x - 15
35
25
ns
0.5x - 15
35
25
ns
x - 40
60
40
ns
ALE fall RD/WR fall
RD/WR
ALE rise
A0 ~ 7 effective address
RD/WR fall
Upper effective address
RD/WR fall
RD/WR fall
Upper address hold
A0 ~ 7 effective address
Effective data input
Upper effective address
Effective data input
RD fall
Effective data input
RD Pulse width
RD rise
Data hold
RD rise
Address enable
WR pulse width
Effective data
WR rise
WR rise
Effective data hold
Upper address
CLK fall
Lower address
CLK fall
CLK fall
Upper address hold
RD/WR
CLK fall
CLK fall
RD/WR rise
Valid data CLK fall
RD/WR
fall
Valid WAIT
Lower address
Valid WAIT
CLK fall
Valid WAIT hold
Upper address
Valid WAIT
CLK fall
Port Data Output
Port Data Input
CLK fall
CLK fall
Port Data hold
0.5x - 30
20
10
ns
0.5x - 20
30
20
ns
x - 25
75
55
ns
1.5x - 50
100
70
ns
0.5x - 20
30
20
ns
3.0x - 35
265
205
ns
3.5x - 55
295
225
ns
2.0x - 50
150
110
ns
2.0x - 40
160
120
ns
0
0
0
ns
x - 15
85
65
ns
2.0x - 40
160
120
ns
2.0x - 50
150
110
ns
0.5x - 10
40
30
ns
2.5x - 50
200
150
ns
2.0x - 50
150
110
ns
1.5x - 80
70
40
ns
x - 25
75
55
ns
x - 60
40
20
ns
x - 50
50
30
ns
x - 40
60
40
ns
2.0x - 70
130
90
ns
0
0
0
ns
2.5x - 70
180
130
ns
X + 200
300
280
ns
200
200
200
ns
100
100
100
ns
相關(guān)PDF資料
PDF描述
TMP90P802 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(8192 x 8-Bit),RAM(256 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(8192 x 8位),RAM(256 x 8位))
TMP90PH02 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(16384 x 8位),RAM(512 x 8位))
TMP90PH44 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(16384 x 8位),RAM(512 x 8位))
TMP90PH48 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(16384 x 8-Bit),RAM(512 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(16384 x 8位),RAM(512 x 8位))
TMP90PM36 A System Evaluation LSI With 8-Bit CPU,One-Time PROM(32968 x 8-Bit),RAM(1024 x 8-Bit)(系統(tǒng)評估大規(guī)模集成電路(集成8位CPU,一次可編程ROM(32968 x 8位),RAM(1024 x 8位))
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMP90P800F 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90P800N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller
TMP90P802 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TMP90P802A 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
TMP90P802AM 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller