參數(shù)資料
型號: TMS320C6205DGHK200
廠商: Texas Instruments
文件頁數(shù): 43/73頁
文件大?。?/td> 0K
描述: IC FIXED-POINT DSP 288-BGA
標準包裝: 90
系列: TMS320C62x
類型: 定點
接口: McBSP,PCI
時鐘速率: 200MHz
非易失內(nèi)存: 外部
芯片上RAM: 128kB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.50V
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 288-LFBGA
供應商設備封裝: 288-BGA Microstar(16x16)
包裝: 托盤
TMS320C6205
FIXEDPOINT DIGITAL SIGNAL PROCESSOR
SPRS106G OCTOBER 1999 REVISED JULY 2006
48
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
RESET TIMING
timing requirements for reset (see Figure 28)
NO.
200
UNIT
NO.
MIN
MAX
UNIT
1
tw(RST)
Width of the RESET pulse (PLL stable)
10P
ns
1
tw(RST)
Width of the RESET pulse (PLL needs to sync up)§
250
s
10
tsu(ED)
Setup time, ED boot configuration bits valid before RESET high
5P#
ns
11
th(ED)
Hold time, ED boot configuration bits valid after RESET high
5P
ns
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 when CLKIN and PLL
are stable.
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
§ This parameter applies to CLKMODE x4, x6, x7, x8, x9, x10, and x11 only. The RESET signal is not connected internally to the Clock PLL circuit.
The PLL requires a minimum of 250
s to stabilize following device power up or after PLL configuration has been changed. During that time,
RESET must be asserted to ensure proper device operation. See the clock PLL section for power up (specifically Figure 5, Note E) and for PLL
lock times (Table 4).
ED[31:0] are the boot configuration pins during device reset.
# A 250 s setup time before the rising edge of RESET is required when using CLKMODE x4, x6, x7, x8, x9, x10, or x11.
switching characteristics over recommended operating conditions during reset|| (see Figure 28)
NO.
PARAMETER
200
UNIT
NO.
PARAMETER
MIN
MAX
UNIT
2
td(RSTL-CKO2IV)
Delay time, RESET low to CLKOUT2 invalid
P
ns
3
td(RSTH-CKO2V)
Delay time, RESET high to CLKOUT2 valid
4P
ns
4
td(RSTL-HIGHIV)
Delay time, RESET low to high group invalid
P
ns
5
td(RSTH-HIGHV)
Delay time, RESET high to high group valid
4P
ns
6
td(RSTL-LOWIV)
Delay time, RESET low to low group invalid
P
ns
7
td(RSTH-LOWV)
Delay time, RESET high to low group valid
4P
ns
8
td(RSTL-ZHZ)
Delay time, RESET low to Z group high impedance
P
ns
9
td(RSTH-ZV)
Delay time, RESET high to Z group valid
4P
ns
P = 1/CPU clock frequency in ns. For example, when running parts at 200 MHz, use P = 5 ns.
|| High group consists of:
HOLDA
Low group consists of:
IACK, INUM[3:0], DMAC[3:0], PD, TOUT0, and TOUT1, XSP_CLK, XSP_DO, and XSP_CS
Z group consists of:
EA[21:2], ED[31:0], CE[3:0], BE[3:0], ARE, AWE, AOE, SDCAS/SSADS, SDRAS/SSOE, SDWE/SSWE,
SDA10,
CLKX0,
CLKX1,
FSX0,
FSX1,
DX0,
DX1,
CLKR0,
CLKR1,
FSR0,
FSR1,
AD[31:0],
PCBE[3:0], PINTA, PREQ, PSERR, PPERR, PDEVSEL, PFRAME, PIRDY, PPAR, PSTOP, PTRDY, and PME
相關(guān)PDF資料
PDF描述
TAJB476K010H CAP TANT 47UF 10V 10% 1210
EEM11DSEF-S243 CONN EDGECARD 22POS .156 EYELET
TRJD336M025RRJ CAP TANT 33UF 25V 20% 2917
GCM12DCCS-S189 CONN EDGECARD 24POS R/A .156 SLD
T491D685K050AT CAP TANT 6.8UF 50V 10% 2917
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6205DZHK200 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT
TMS320C6205GFN100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6205GGP100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6205GHK100 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320C6205GHK200 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT