參數(shù)資料
型號(hào): TMS320C6415TZLZ7
廠商: Texas Instruments
文件頁(yè)數(shù): 84/146頁(yè)
文件大小: 0K
描述: IC DSP FIXED-POINT 532-FCBGA
標(biāo)準(zhǔn)包裝: 60
系列: TMS320C6414T/15T/16T
類型: 定點(diǎn)
接口: 主機(jī)接口,McBSP,PCI,UTOPIA
時(shí)鐘速率: 720MHz
非易失內(nèi)存: 外部
芯片上RAM: 1.03MB
電壓 - 輸入/輸出: 3.30V
電壓 - 核心: 1.20V
工作溫度: 0°C ~ 90°C
安裝類型: 表面貼裝
封裝/外殼: 532-BFBGA,F(xiàn)CBGA
供應(yīng)商設(shè)備封裝: 532-FCBGA(23x23)
包裝: 托盤(pán)
配用: TMDXEVM6452-ND - TMDXEVM6452
296-23038-ND - DSP STARTER KIT FOR TMS320C6416
其它名稱: 296-19387
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)當(dāng)前第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)
TMS320C6414T, TMS320C6415T, TMS320C6416T
FIXEDPOINT DIGITAL SIGNAL PROCESSORS
SPRS226M NOVEMBER 2003 REVISED APRIL 2009
42
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
Terminal Functions
SIGNAL
TYPE
IPD/
IPU
DESCRIPTION
NAME
NO.
TYPE
IPD/
IPU
DESCRIPTION
CLOCK/PLL CONFIGURATION
CLKIN
H4
I
IPD
Clock Input. This clock is the input to the on-chip PLL.
CLKOUT4/GP1§
AE6
I/O/Z
IPD
Clock output at 1/4 of the device speed (O/Z) [default] or this pin can be programmed as a
GPIO 1 pin (I/O/Z).
CLKOUT6/GP2§
AD6
I/O/Z
IPD
Clock output at 1/6 of the device speed (O/Z) [default] or this pin can be programmed as a
GPIO 2 pin (I/O/Z).
CLKMODE1
G1
I
IPD
Clock mode select
Selects whether the CPU clock frequency = input clock frequency x1 (Bypass), x6, or x12,
CLKMODE0
H2
I
IPD
Selects whether the CPU clock frequency = input clock frequency x1 (Bypass), x6, or x12,
or x20. For more details on the CLKMODE pins and the PLL multiply factors, see the Clock
PLL section of this data sheet.
PLLV
J6
A#
PLL voltage supply
JTAG EMULATION
TMS
AB16
I
IPU
JTAG test-port mode select
TDO
AE19
O/Z
IPU
JTAG test-port data out
TDI
AF18
I
IPU
JTAG test-port data in
TCK
AF16
I
IPU
JTAG test-port clock
TRST
AB15
I
IPD
JTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1 JTAG
Compatibility Statement section of this data sheet.
EMU11
AC18
I/O/Z
IPU
Emulation pin 11. Reserved for future use, leave unconnected.
EMU10
AD18
I/O/Z
IPU
Emulation pin 10. Reserved for future use, leave unconnected.
EMU9
AE18
I/O/Z
IPU
Emulation pin 9. Reserved for future use, leave unconnected.
EMU8
AC17
I/O/Z
IPU
Emulation pin 8. Reserved for future use, leave unconnected.
EMU7
AF17
I/O/Z
IPU
Emulation pin 7. Reserved for future use, leave unconnected.
EMU6
AD17
I/O/Z
IPU
Emulation pin 6. Reserved for future use, leave unconnected.
EMU5
AE17
I/O/Z
IPU
Emulation pin 5. Reserved for future use, leave unconnected.
EMU4
AC16
I/O/Z
IPU
Emulation pin 4. Reserved for future use, leave unconnected.
EMU3
AD16
I/O/Z
IPU
Emulation pin 3. Reserved for future use, leave unconnected.
EMU2
AE16
I/O/Z
IPU
Emulation pin 2. Reserved for future use, leave unconnected.
EMU1
EMU0
AC15
AF15
I/O/Z
IPU
Emulation [1:0] pins
Select the device functional mode of operation
EMU[1:0]
Operation
00
Boundary Scan/Normal Mode (see Note)
01
Reserved
10
Reserved
11
Emulation/Normal Mode [default] (see the IEEE 1149.1 JTAG
Compatibility Statement section of this data sheet)
Normal mode refers to the DSPs normal operational mode, when the DSP is free running. The
DSP can be placed in normal operational mode when the EMU[1:0] pins are configured for
either Boundary Scan or Emulation.
Note: When the EMU[1:0] pins are configured for Boundary Scan mode, the internal pulldown
(IPD) on the TRST signal must not be opposed in order to operate in Normal mode.
For the Boundary Scan mode pulldown EMU[1:0] pins with a dedicated 1-k
resistor.
I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground
IPD = Internal pulldown, IPU = Internal pullup. (These IPD/IPU signal pins feature a 30-k IPD or IPU resistor. To pull up a signal to the opposite
supply rail, a 1-k
resistor should be used.)
§ These pins are multiplexed pins. For more details, see the Device Configurations section of this data sheet.
PLLV is not part of external voltage supply. See the Clock PLL section for information on how to connect this pin.
# A = Analog signal (PLL Filter)
相關(guān)PDF資料
PDF描述
TPSW107K010R0150 CAP TANT 100UF 10V 10% 2312
MAX1805MEE+T IC TEMP SENSOR REMOTE 16-QSOP
TMS320C6414TZLZ7 IC DSP FIXED-POINT 532-FCBGA
JWS60024 PWR SUP 24.0V 27A SNG OUTPUT
AMC18DRYN-S734 CONN EDGECARD 36POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320C6415TZLZ8 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Fixed-Point Dig Sig Processor RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT
TMS320C6416 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6416-5E0 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed-Point Digital Signal Processor
TMS320C6416-6E3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed-Point Digital Signal Processor
TMS320C6416-7E3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Fixed-Point Digital Signal Processor