- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359304 > TMS320M642AGNZ5 (Texas Instruments, Inc.) 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 96% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 PDF資料下載
參數(shù)資料
| 型號： | TMS320M642AGNZ5 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 96% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
| 中文描述： | 視頻/影像定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 109/123頁 |
| 文件大?。?/td> | 1205K |
| 代理商： | TMS320M642AGNZ5 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁當(dāng)前第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁
www.ti.com
6.9.7
On-Chip Analog-to-Digital Converter
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 6-36. ADC Electrical Characteristics (over recommended operating conditions)
(1)(2)
PARAMETER
DC SPECIFICATIONS
Resolution
ADC clock
MIN
TYP
MAX
UNIT
12
1
Bits
kHz
MHz
12.5
ACCURACY
INL (Integral nonlinearity)
DNL (Differential nonlinearity)
(3)
Offset error
(4)
Offset error with hardware trimming
Overall gain error with internal reference
(5)
Overall gain error with external reference
Channel-to-channel offset variation
Channel-to-channel gain variation
ANALOG INPUT
Analog input voltage (ADCINx to ADCLO)
(6)
ADCLO
Input capacitance
Input leakage current
INTERNAL VOLTAGE REFERENCE
(5)
V
- ADCREFP output voltage at the pin based on
internal reference
V
- ADCREFM output voltage at the pin based on
internal reference
Voltage difference, ADCREFP - ADCREFM
Temperature coefficient
EXTERNAL VOLTAGE REFERENCE
(5)(7)
1-12.5 MHz ADC clock (6.25 MSPS)
1-12.5 MHz ADC clock (6.25 MSPS)
±
1.5
±
1
+60
LSB
LSB
LSB
LSB
LSB
LSB
LSB
LSB
-60
±
4
-60
-60
+60
+60
±
4
±
4
0
3
5
V
-5
0
mV
pF
μ
A
10
±
5
1.275
V
0.525
V
0.75
50
V
PPM/
°
C
ADCREFSEL[15:14] = 11b
ADCREFSEL[15:14] = 10b
ADCREFSEL[15:14] = 01b
1.024
1.500
2.048
V
V
V
V
ADCREFIN
- External reference voltage input on ADCREFIN
AC SPECIFICATIONS
SINAD (100 kHz) Signal-to-noise ratio + distortion
SNR (100 kHz) Signal-to-noise ratio
THD (100 kHz) Total harmonic distortion
ENOB (100 kHz) Effective number of bits
SFDR (100 kHz) Spurious free dynamic range
67.5
68
-79
10.9
83
dB
dB
dB
Bits
dB
(1)
(2)
(3)
(4)
(5)
Tested at 12.5 MHz ADCCLK.
All voltages listed in this table are with respect to V
.
TI specifies that the ADC will have no missing codes.
1 LSB has the weighted value of 3.0/4096 = 0.732 mV.
A single internal/external band gap reference sources both ADCREFP and ADCREFM signals, and hence, these voltages track
together. The ADC converter uses the difference between these two as its reference. The total gain error listed for the internal reference
is inclusive of the movement of the internal bandgap over temperature. Gain error over temperature for the external reference option will
depend on the temperature profile of the source used.
Voltages above V
+ 0.3 V or below V
- 0.3 V applied to an analog input pin may temporarily affect the conversion of another pin.
To avoid this, the analog inputs should be kept within these limits.
TI recommends using high precision external reference TI part REF3020/3120 or equivalent for 2.048-V reference.
(6)
(7)
Electrical Specifications
109
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320DM642GDK500 | Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator - PB Free; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500 |
| TMS320DM642GNZ600 | Video/Imaging Fixed-Point Digital Signal Processor |
| TMS320DM642ZDK600 | Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Fan-Fold; Qty per Container: 2000 |
| TMS320DM642ZNZ500 | Video/Imaging Fixed-Point Digital Signal Processor |
| TMS320DM642ZNZ600 | Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320M642AGNZ6 | 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 600 MHZ - Trays |
| TMS320M642AGNZ6ADB | 制造商:Texas Instruments 功能描述: |
| TMS320M642AGNZ7 | 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 720MHZ 5760MIPS 548FCBGA - Trays |
| TMS320M642AZDK5 | 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays |
| TMS320M642AZDK6 | 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4800MIPS 548FCBGA - Trays |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。