參數資料
型號： TMS320M642AGNZ5
廠商： Texas Instruments, Inc.
英文描述： 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 8.4V UVLO Threshold and 96% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50
中文描述： 視頻/影像定點數字信號處理器
文件頁數： 110/123頁
文件大?。?/td> 1205K
代理商： TMS320M642AGNZ5
www.ti.com
6.9.7.1
ADC Power-Up Control Bit Timing
ADC Power Up Delay
ADC Ready for Conversions
PWDNBG
PWDNREF
PWDNADC
Request for
ADC
Conversion
t
d(BGR)
t
d(PWD)
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Figure 6-21. ADC Power-Up Control Bit Timing
Table 6-37. ADC Power-Up Delays
PARAMETER
(1)
Delay time for band gap reference to be stable. Bits 7 and 6 of the ADCTRL3
register (ADCBGRFDN1/0) must be set to 1 before the PWDNADC bit is enabled.
Delay time for power-down control to be stable. Bit delay time for band-gap
reference to be stable. Bits 7 and 6 of the ADCTRL3 register (ADCBGRFDN1/0)
must be set to 1 before the PWDNADC bit is enabled. Bit 5 of the ADCTRL3
register (PWDNADC)must be set to 1 before any ADC conversions are initiated.
MIN
TYP
5
MAX
UNIT
ms
t
d(BGR)
t
d(PWD)
20
50
μ
s
ms
1
(1)
Timings maintain compatibility to the 281x ADC module. The 280x ADC also supports driving all 3 bits at the same time and waiting
t
d(BGR)
ms before first conversion.
Table 6-38. Current Consumption for Different ADC Configurations (at 12.5-MHz ADCCLK)
(1)(2)
ADC OPERATING MODE
Mode A (Operational Mode):
CONDITIONS
V
DDA18
30
V
DDA3.3
2
UNIT
mA
BG and REF enabled
PWD disabled
Mode B:
9
0.5
ma
ADC clock enabled
BG and REF enabled
PWD enabled
Mode C:
5
20
μ
A
ADC clock enabled
BG and REF disabled
PWD enabled
Mode D:
5
15
μ
A
ADC clock disabled
BG and REF disabled
PWD enabled
(1)
Test Conditions:
SYSCLKOUT = 100 MHz
ADC module clock = 12.5 MHz
ADC performing a continuous conversion of all 16 channels in Mode A
V
DDA18
includes current into V
DD1A18
and V
DD2A18
. V
DDA3.3
includes current into V
DDA2
and V
DDAIO
.
(2)
110
Electrical Specifications
相關PDF資料
PDF描述
TMS320DM642GDK500 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator - PB Free; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
TMS320DM642GNZ600 Video/Imaging Fixed-Point Digital Signal Processor
TMS320DM642ZDK600 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: TO-92 (TO-226) 5.33mm Body Height; No of Pins: 3; Container: Fan-Fold; Qty per Container: 2000
TMS320DM642ZNZ500 Video/Imaging Fixed-Point Digital Signal Processor
TMS320DM642ZNZ600 Adjustable 2.5-36V +/-2.2% Tolerance, 1-100mA Shunt Regulator; Package: 8 LEAD PDIP; No of Pins: 8; Container: Rail; Qty per Container: 50
相關代理商/技術參數
參數描述
TMS320M642AGNZ6 制造商:Texas Instruments 功能描述:TMS320DM642A PG2 548PIN FCBGA 600 MHZ - Trays
TMS320M642AGNZ6ADB 制造商:Texas Instruments 功能描述:
TMS320M642AGNZ7 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 720MHZ 5760MIPS 548FCBGA - Trays
TMS320M642AZDK5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320M642AZDK6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4800MIPS 548FCBGA - Trays
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數量 廠商 批號 封裝
添加更多采購

我的聯系方式

*
*
*