參數(shù)資料
型號(hào): TMS320M642AZNZ5
廠商: Texas Instruments, Inc.
英文描述: 1A, 52kHz (250khz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 48% Max Duty Cycle<sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup><sup>3</sup> ; Package: SOIC-8 Narrow Body; No of Pins: 8; Container: Tape and Reel; Qty per Container: 2500
中文描述: 視頻/影像定點(diǎn)數(shù)字信號(hào)處理器
文件頁數(shù): 66/123頁
文件大?。?/td> 1205K
代理商: TMS320M642AZNZ5
www.ti.com
TMS320F2808, TMS320F2806
TMS320F2801, UCD9501
Digital Signal Processors
SPRS230F–OCTOBER 2003–REVISED SEPTEMBER 2005
Table 4-8. SCI-A Registers
(1)
NAME
SCICCRA
SCICTL1A
SCIHBAUDA
SCILBAUDA
SCICTL2A
SCIRXSTA
SCIRXEMUA
SCIRXBUFA
SCITXBUFA
SCIFFTXA
(2)
SCIFFRXA
(2)
SCIFFCTA
(2)
SCIPRIA
ADDRESS
0x7050
0x7051
0x7052
0x7053
0x7054
0x7055
0x7056
0x7057
0x7059
0x705A
0x705B
0x705C
0x705F
SIZE (x16)
1
1
1
1
1
1
1
1
1
1
1
1
1
DESCRIPTION
SCI-A Communications Control Register
SCI-A Control Register 1
SCI-A Baud Register, High Bits
SCI-A Baud Register, Low Bits
SCI-A Control Register 2
SCI-A Receive Status Register
SCI-A Receive Emulation Data Buffer Register
SCI-A Receive Data Buffer Register
SCI-A Transmit Data Buffer Register
SCI-A FIFO Transmit Register
SCI-A FIFO Receive Register
SCI-A FIFO Control Register
SCI-A Priority Control Register
(1)
Registers in this table are mapped to Peripheral Frame 2 space. This space only allows 16-bit accesses. 32-bit accesses produce
undefined results.
These registers are new registers for the FIFO mode.
(2)
Table 4-9. SCI-B Registers
(1)(2)
NAME
SCICCRB
SCICTL1B
SCIHBAUDB
SCILBAUDB
SCICTL2B
SCIRXSTB
SCIRXEMUB
SCIRXBUFB
SCITXBUFB
SCIFFTXB
(2)
SCIFFRXB
(2)
SCIFFCTB
(2)
SCIPRIB
ADDRESS
0x7750
0x7751
0x7752
0x7753
0x7754
0x7755
0x7756
0x7757
0x7759
0x775A
0x775B
0x775C
0x775F
SIZE (x16)
1
1
1
1
1
1
1
1
1
1
1
1
1
DESCRIPTION
SCI-B Communications Control Register
SCI-B Control Register 1
SCI-B Baud Register, High Bits
SCI-B Baud Register, Low Bits
SCI-B Control Register 2
SCI-B Receive Status Register
SCI-B Receive Emulation Data Buffer Register
SCI-B Receive Data Buffer Register
SCI-B Transmit Data Buffer Register
SCI-B FIFO Transmit Register
SCI-B FIFO Receive Register
SCI-B FIFO Control Register
SCI-B Priority Control Register
(1)
Registers in this table are mapped to peripheral bus 16 space. This space only allows 16-bit accesses. 32-bit accesses produce
undefined results.
These registers are new registers for the FIFO mode.
(2)
66
Peripherals
相關(guān)PDF資料
PDF描述
TMS320M642AZNZ6 Video/Imaging Fixed-Point Digital Signal Processor
TMS320M642AZNZ7 1A, 52kHz (250kHz Max) Current Mode PWM Control Circuit with 16V UVLO Threshold and 48&#37; Max Duty Cycle; Package: SOIC 14 LEAD; No of Pins: 14; Container: Tape and Reel; Qty per Container: 2500
TMS320C1X DIGITAL SIGNAL PROCESSORS
TMS320C6211JA120 FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320C6211JA150 FIXED-POINT DIGITAL SIGNAL PROCESSORS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TMS320M642AZNZ6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4800MIPS 548FCBGA - Trays
TMS320M642AZNZ7 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 720MHZ 5760MIPS 548FCBGA - Trays
TMS320M643AGDK5 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 500MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGDK6 制造商:Texas Instruments 功能描述:DSP FIX PT 32BIT 600MHZ 4000MIPS 548FCBGA - Trays
TMS320M643AGNZ5 制造商:Texas Instruments 功能描述:TMS320DM643 548PIN FCBGA 500 MHZ PG2.0 - Trays