
TMS320UVC5402
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS100A – APRIL 1999 – REVISED AUGUST 1999
15
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
parallel I/O ports
The ’UVC5402 has a total of 64K I/O ports. These ports can be addressed by the PORTR instruction or the
PORTW instruction. The IS signal indicates a read/write operation through an I/O port. The ’UVC5402 can
interface easily with external devices through the I/O ports while requiring minimal off-chip address-decoding
circuits.
enhanced 8-bit host-port interface (HPI-8)
The ’UVC5402 host-port interface, also referred to as the HPI-8, is an enhanced version of the standard 8-bit
HPI found on earlier ’54x DSPs (’542, ’545, ’548, and ’549). The HPI-8 is an 8-bit parallel port for interprocessor
communication. The features of the HPI-8 include:
Standard features:
Sequential transfers (with autoincrement) or random-access transfers
Host interrupt and ’54x interrupt capability
Multiple data strobes and control pins for interface flexibility
Enhanced features of the ’UVC5402 HPI-8:
Access to entire on-chip RAM through DMA bus
Capability to continue transferring during emulation stop
The HPI-8 functions as a slave and enables the host processor to access the on-chip memory of the ’UVC5402.
A major enhancement to the ’UVC5402 HPI over previous versions is that it allows host access to the entire
on-chip memory range of the DSP. The host and the DSP both have access to the on-chip RAM at all times and
host accesses are always synchronized to the DSP clock. If the host and the DSP contend for access to the
same location, the host has priority, and the DSP waits for one HPI-8 cycle. Note that since host accesses are
always synchronized to the ’UVC5402 clock, an active input clock (CLKIN) is required for HPI-8 accesses during
IDLE states, and host accesses are not allowed while the ’UVC5402 reset pin is asserted.
The HPI-8 interface consists of an 8-bit bidirectional data bus and various control signals. Sixteen-bit transfers
are accomplished in two parts with the HBIL input designating high or low byte. The host communicates with
the HPI-8 through three dedicated registers — HPI address register (HPIA), HPI data register (HPID), and an
HPI control register (HPIC). The HPIA and HPID registers are only accessible by the host, and the HPIC register
is accessible by both the host and the ’UVC5402.
P