- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383961 > TMX320C6415TGLZ (Texas Instruments, Inc.) FIXED-POINT DIGITAL SIGNAL PROCESSORS PDF資料下載
參數(shù)資料
| 型號： | TMX320C6415TGLZ |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| 中文描述： | 定點數(shù)字信號處理器 |
| 文件頁數(shù)： | 106/140頁 |
| 文件大?。?/td> | 2033K |
| 代理商： | TMX320C6415TGLZ |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁當前第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁
SPRS226H NOVEMBER 2003 REVISED AUGUST 2005
106
POST OFFICE BOX 1443
HOUSTON, TEXAS 772511443
RESET TIMING
timing requirements for reset
(see Figure 37)
NO.
600, 720,
850, 1G
UNIT
MIN
250
MAX
1
tw(RST)
Width of the RESET pulse (PLL stable)
Width of the RESET pulse (PLL needs to sync up)§
Setup time, boot configuration bits valid before RESET high
Hold time, boot configuration bits valid after RESET high
Setup time, PCLK active before RESET high||
P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.
This parameter applies to CLKMODE x1 when CLKIN is stable, and applies to CLKMODE x6, x12, x20 when CLKIN and PLL are stable.
§This parameter applies to CLKMODE x6, x12, x20 only (it does not apply to CLKMODE x1). The RESET signal is not connected internally to
the clock PLL circuit. The PLL, however, may need up to 250
μ
s to stabilize following device power up or after PLL configuration has been
changed. During that time, RESET must be asserted to ensure proper device operation. See the
clock PLL
section for PLL lock times.
EMIFB address pins BEA[20:13, 11, 9:7] are the boot configuration pins during device reset.
#E = 1/AECLKIN clock frequency in ns. C = 1/CLKIN clock frequency in ns. Select whichever value is larger for the
MIN
parameter.
||N = the PCI input clock (PCLK) period in ns. When PCI is enabled (PCI_EN = 1), this parameter
must
be met.
switching characteristics over recommended operating conditions during reset
μ
s
μ
s
ns
250
16
tsu(boot)
th(boot)
tsu(PCLK-RSTH)
4E or 4C#
17
4P
ns
18
32N
ns
(see Figure 37)
NO.
PARAMETER
600, 720,
850, 1G
UNIT
MIN
MAX
2
td(RSTL-ECKI)
td(RSTH-ECKI)
td(RSTL-ECKO1HZ)
td(RSTH-ECKO1V)
td(RSTL-EMIFZHZ)
td(RSTH-EMIFZV)
td(RSTL-EMIFHIV)
td(RSTH-EMIFHV)
td(RSTL-EMIFLIV)
td(RSTH-EMIFLV)
td(RSTL-LOWIV)
td(RSTH-LOWV)
td(RSTL-ZHZ)
td(RSTH-ZV)
P = 1/CPU clock frequency in ns. For example, when running parts at 720 MHz, use P = 1.39 ns.
E = the EMIF input clock (ECLKIN, CPU/4 clock, or CPU/6 clock) period in ns for EMIFA or EMIFB.
EMIF Z group consists of:
AEA[22:3], BEA[20:1], AED[63:0], BED[15:0], CE[3:0], ABE[7:0], BBE[1:0], ARE/SDCAS/SADS/SRE,
AWE/SDWE/SWE, and AOE/SDRAS/SOE, SOE3, ASDCKE, and PDT.
EMIF high group consists of: AHOLDA and BHOLDA (when the corresponding HOLD input is high)
EMIF low group consists of:
ABUSREQ and BBUSREQ; AHOLDA and BHOLDA (when the corresponding HOLD input is low)
Low group consists of:
XSP_CS, CLKX2/XSP_CLK, and DX2/XSP_DO; all of which apply only when PCI EEPROM (BEA13)
is enabled (with PCI_EN = 1 and MCBSP2_EN = 0). Otherwise, the CLKX2/XSP_CLK and DX2/XSP_DO
pins are in the Z group. For more details on the PCI configuration pins, see the Device Configurations section
of this data sheet.
Z group consists of:
HD[31:0]/AD[31:0], CLKX0, CLKX1/URADDR4, CLKX2/XSP_CLK, FSX0, FSX1/UXADDR3, FSX2, DX0,
DX1/UXADDR4, DX2/XSP_DO, CLKR0, CLKR1/URADDR2, CLKR2, FSR0, FSR1/UXADDR2, FSR2,
TOUT0, TOUT1, TOUT2, GP[8:0], GP10/PCBE3, HR/W/PCBE2, HDS2/PCBE1, PCBE0, GP13/PINTA,
GP11/PREQ, HDS1/PSERR, HCS/PPERR, HCNTL1/PDEVSEL, HAS/PPAR, HCNTL0/PSTOP,
HHWIL/PTRDY (16-bit HPI mode only), HRDY/PIRDY, HINT/PFRAME, UXDATA[7:0], UXSOC, UXCLAV,
and URCLAV.
Delay time, RESET low to ECLKIN synchronized internally
2E
3P + 20E
ns
3
Delay time, RESET high to ECLKIN synchronized internally
2E
16 070P
ns
4
Delay time, RESET low to ECLKOUT1 high impedance
2E
ns
5
Delay time, RESET high to ECLKOUT1 valid
16 070P
ns
6
Delay time, RESET low to EMIF Z high impedance
2E
3P + 4E
ns
7
Delay time, RESET high to EMIF Z valid
16E
16 070P
ns
8
Delay time, RESET low to EMIF high group invalid
2E
ns
9
Delay time, RESET high to EMIF high group valid
16 070P
ns
10
Delay time, RESET low to EMIF low group invalid
2E
ns
11
Delay time, RESET high to EMIF low group valid
16 070P
ns
12
Delay time, RESET low to low group invalid
0
ns
13
Delay time, RESET high to low group valid
16 070P
ns
14
Delay time, RESET low to Z group high impedance
0
ns
15
Delay time, RESET high to Z group valid
2P
16 070P
ns
相關PDF資料 |
PDF描述 |
|---|---|
| TMXF28155 | 155/51 Mbits/s SONET/SDH(155/51 M位/秒 SONET/SDH) |
| TN28F001BX-T150 | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| TN28F001BX-T90 | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| TN28F001BX-B150 | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| TN28F001BX-B90 | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMX320C6416CGLZ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMX320C6416CGLZ300 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6416CGLZ5 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TMX320C6416CGLZ5E0 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
| TMX320C6416CGLZA300 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:FIXED-POINT DIGITAL SIGNAL PROCESSORS |
發(fā)布緊急采購，3分鐘左右您將得到回復。