
TMXF28155 Super Mapper
155/51 Mbits/s SONET/SDH x28/x21 DS1/E1
Preliminary Data Sheet, Rev. 1
October 2000
Features
I
Versatile IC supports 155/51 Mbits/s SONET/SDH
interface solutions for T3/E3, DS2, T1/E1/J1, and
DS0/E0/J0 applications.
I
Implementation supports both linear (1+1, unpro-
tected) and ring (UPSR) network topologies.
I
Provides full termination of up to 21 E1, 28 T1, or
28 J1.
I
Low power 3.3 V supply.
I
–40
°
C to +85 °C industrial temperature range.
I
456-pin ball grid array (PBGA) package.
I
Complies with Bellcore, ITU, ANSI, ETSI and Japa-
nese TTC standards: GR-253-CORE, GR-499,
(ATT) TR-62411, ITU-T G.707, G.704, G.706,
G.783, G.962, G.964, G.965, Q.542, T1.105, JT-
G704, JT-G706, JT-G707, JT-I431-a, ETS 300 417-
1-1, ETS 300 011, T1.107, T1.404.
SONET/SDH Interface
I
Termination of a single 155 Mbits/s STS-3/STM-1
or single 51 Mbits/s STS-1/STM-0.
I
Built-in clock and data recovery circuit at
155 Mbits/s STS-3/STM-1 interface (can be dese-
lected if external clock recovery is provided).
I
Supports overhead processing for all transport and
path overhead bytes.
I
Optional insertion and extraction of overhead bytes
via a serial transport overhead access channel.
Configurable as dedicated DCC channels.
I
Software controlled linear 1+1 protection via dedi-
cated interface to protection card.
I
Full path termination and SPE extraction/insertion.
I
SONET/SDH compliant condition and alarm
reporting.
I
Built-in diagnostic loopback modes.
I
8 kHz line frame sync output.
STS/STM Pointer Interpreter
I
Interprets STS/AU/TU-3 pointers.
I
Synchronizes 8 kHz frame and 2 kHz superframe
to system/shelf timing reference by setting the
transmit STS-3/STM-1 pointers to a fixed value of
522.
I
Monitors/terminates SPE path overhead.
Telecom Bus Interface
I
Telecom bus interface to mate devices including
clock, data[8], parity, SPE-, J0-, J1-, and V1 timing
indicator.
I
Line and path RDI and REI signals passed to mate
devices.
I
Three super mapper devices, two configured as
mate devices, provides full termination of an STS-
3/STM-1. A three chip solution to terminate
84 DS1s/J1s or 63 E1s.
VT Termination/Generation (x28/21)
I
Monitors/terminates VT path overhead for
28 VT1.5/TU-11 or 21 VT2/TU-12.
I
Synchronizes VT/TU SPE to system/shelf timing
reference by setting the transmit VT/TU pointers to
fixed values for asynchronous mapping or by
dynamically changing the transmit VT/TU pointers
for byte synchronous mapping.
I
Fixed pointer generation in transmit side for asyn-
chronous mapping.
I
Dynamic pointer generation in transmit side for
byte-synchronous mapping.
Note:
The Features section is continued on page 21.