
www.ti.com
P
TMS320DM647/TMS320DM648
Digital Media Processor
SPRS372–MAY 2007
Table 6-64. 3-port Gigabit Switch Registers (continued)
HEX ADDRESS RANGE
0x02D0 308C
0x02D0 3090
0x02D0 3094
0x02D0 3098
0x02D0 309C
0x02D0 30A0
0x02D0 30A4
0x02D0 30A8 - 0x02D0 30BC
0x02D0 30C0
0x02D0 30C4
0x02D0 30C8
0x02D0 30CC
0x02D0 30D0
0x02D0 30D4
0x02D0 30D8
0x02D0 30DC
0x02D0 30E0
0x02D0 30E4
0x02D0 30E8 - 0x02D0 30FC
0x02D0 3100
0x02D0 3104
0x02D0 3108
0x02D0 310C
0x02D0 3110
0x02D0 3114
0x02D0 3118
0x02D0 311C
0x02D0 3120
0x02D0 3124
0x02D0 3128
0x02D0 312C
0x02D0 3130 - 0x02D0 317C
0x02D0 3180
0x02D0 3184
0x02D0 3188
0x02D0 318C
0x02D0 3190
0x02D0 3194
0x02D0 3198 - 0x02D0 319C
0x02D0 31A0
0x02D0 31A4
0x02D0 31A8
0x02D0 31AC
0x02D0 31B0
0x02D0 31B4
0x02D0 31B8
0x02D0 31BC
REGISTER NAME
GMAC0_Soft_Reset
GMAC0_Rx_Maxlen
GMAC0_BoffTest
GMAC0_Rx_Pause
GMAC0_Tx_Pause
GMAC0_EMControl
GMAC0_Rx_Pri_Map
Reserved
GMAC1_IDVER
GMAC1_MacControl
GMAC1_MacStatus
GMAC1_Soft_Reset
GMAC1_Rx_Maxlen
GMAC1_BoffTest
GMAC1_Rx_Pause
GMAC1_Tx_Pause
GMAC1_EMControl
GMAC1_Rx_Pri_Map
Reserved
Tx_IdVer
Tx_Control
Tx_Teardown
Reserved
Rx_IdVer
Rx_Control
Rx_Teardown
Soft_Reset
DMAControl
DMAStatus
RX_Buffer_Offset
EMControl
Reserved
Tx_IntStat_Raw
Tx_IntStat_Masked
Tx_IntMask_Set
Tx_IntMask_Clear
CPDMA_In_Vector
CPDMA_EOI_Vector
Reserved
Rx_IntStat_Raw
Rx_IntStat_Masked
Rx_IntMask_Set
Rx_IntMask_Clear
DMA_IntStat_Raw
DMA_IntStat_Masked
DMA_IntMask_Set
DMA_IntMask_Clear
DESCRIPTION
GMAC0 Soft Reset Register
GMAC0 RX Maximum Length Register
GMAC0 Backoff Test Register
GMAC0 Receive Pause Timer Register
GMAC0 Transmit Pause Timer Register
GMAC0 Emulation Control Register
GMAC0 Rx Pkt Priority to Header Priority Mapping Register
Reserved
GMAC1 ID/Version Register
GMAC1 Mac Control Register
GMAC1 Mac Status Register
GMAC1 Soft Reset Register
GMAC1 RX Maximum Length Register
GMAC1 Backoff Test Register
GMAC1 Receive Pause Timer Register
GMAC1 Transmit Pause Timer Register
GMAC1 Emulation Control
GMAC1 Rx Pkt Priority to Header Priority Mapping Register
Reserved
CPDMA_REGS TX Identification and Version Register
CPDMA_REGS TX Control Register
CPDMA_REGS TX Teardown Register
Reserved
CPDMA_REGS RX Identification and Version Register
CPDMA_REGS RX Control Register
CPDMA_REGS RX Teardown Register
CPDMA_REGS Soft Reset Register
CPDMA_REGS CPDMA Control Register
CPDMA_REGS CPDMA Status Register
CPDMA_REGS Receive Buffer Offset
CPDMA_REGS Emulation Control
Reserved
CPDMA_INT Tx interrupt Status Register (raw value)
CPDMA_INT Tx Interrupt Status Register (masked value)
CPDMA_INT Tx Interrupt Mask Set Register
CPDMA_INT Tx Interrupt Mask Clear Register
CPDMA_INT Input Vector (read only)
CPDMA_INT End Of Interrupt Vector
Reserved
CPDMA_INT Rx Interrupt Status Register (raw value)
CPDMA_INT Rx Interrupt Status Register (masked value)
CPDMA_INT Rx Interrupt Mask Set Register
CPDMA_INT Rx Interrupt Mask Clear Register
CPDMA_INT DMA Interrupt Status Register (raw value)
CPDMA_INT DMA Interrupt Status Register (masked value)
CPDMA_INT DMA Interrupt Mask Set Register
CPDMA_INT DMA Interrupt Mask Clear Register
Peripheral Information and Electrical Specifications
148
Submit Documentation Feedback