參數(shù)資料
型號(hào): TPS2480PW
廠商: TEXAS INSTRUMENTS INC
元件分類: 電源管理
英文描述: POWER SUPPLY SUPPORT CKT, PDSO20
封裝: GREEN, PLASTIC, TSSOP-20
文件頁數(shù): 2/56頁
文件大?。?/td> 1381K
代理商: TPS2480PW
(
)
LIM
PROG
LIM
P
V
10
I
=
J(max)
S(max)
LIM
JC(max)
T
P
R
q
-
<
SLUS939B – APRIL 2010 – REVISED DECEMBER 2010
www.ti.com
Pin Description
A0, A1: Address pins for setting the TPS2480 I2C address. These bits can be tied to one of four pins ( GND,
SDA, SCL, VS ) which gives a total of 16 different address as shown in Table 2.
EN: The GATE driver is enabled if the positive threshold is exceeded and the internal POR and UVLO thresholds
have been satisfied. EN can be used as a logic control input, an analog input voltage monitor as illustrated by
R1/R2 in the Functional Block Diagram, or it can be tied to VCC to always enable the TPS2480/81. The
hysteresis associated with the internal comparator makes this a stable method of detecting a low input condition
and shutting the downstream circuits off. A TPS2480 that has latched off can be reset by cycling EN below its
negative threshold and back high.
GATE: Provides the high side (above VCC) gate drive for the external FET. It is controlled by the internal gate
drive amplifier, which provides a pull-up of 22 mA from an internal charge pump and a strong pull-down to ground
of 75 mA (min). The pull-down current is a non-linear function of the amplifier overdrive; it provides small drive for
small overloads, but large overdrive for fast reaction to an output short. There is a separate pull-down of 2 mA to
shut the external FET off when EN or UVLO causes this to happen. An internal clamp protects the gate of the
external FET (to OUT) and generally eliminates the need for an external clamp in almost all cases for devices
with 20-V VGS(max) ratings; an external Zener may be required to protect the gate of devices with VGS(max) < 16 V.
A small series resistance of 10
should be inserted in the gate lead if the CISS of the external FET > 200 pF,
otherwise use 33
for small MOSFETs. A capacitor can be connected from GATE to ground to create a slower
inrush with a constant current profile without affecting the amplifier stability. Add a series resistor of about 1 k
to
the gate capacitor to maintain the gate clamping and current limit response time.
GND: This pin is connected to system ground.
OUT: This input pin is used by the constant power engine and the PG comparator to measure VDS of the external
FET as V(SENSE-OUT). Internal protection circuits leak a small current from this pin when it is low. If the load circuit
can drive OUT below ground, connect a clamp (or freewheel) diode from OUT (cathode) to GND (anode).
PG: This open-drain output is intended to interface to downstream dc/dc converters or monitoring circuits. PG
goes open-drain (high voltage with a pull-up) after VDS of the external FET has fallen to about 1.25 V and a 9-ms
deglitch time period has elapsed. PG is false (low or low resistance to ground) whenever EN is false, VDS of the
external FET is above 2.7 V, or UVLO is active. PG can also be viewed as having an input and output voltage
monitor function. The 9-ms deglitch circuit operates to filter short events that could cause PG to go inactive (low)
such as a momentary overload or input voltage step. VPG voltage can be greater than VVCC because its ESD
protection is only with respect to ground.
PROG: The voltage applied to this pin (0.4 V to 4.0 V) programs the power limit used by the constant power
engine. Normally, a resistor divider R3/R4 is connected from VREF to PROG to set the power limit according to
the following equation:
(1)
where PLIM is the desired power limit of the external FET and ILIM is the current limit setpoint (see SENSE). PLIM
is determined by the desired thermal stress on the external FET:
(2)
where TJ(max) is the maximum desired transient junction temperature of the external FET and TS(max) is the
maximum case temperature prior to a start or restart.
VPROG is used in conjunction with VDS to compute the (scaled) current, ID_ALLOWED, by the constant power engine.
ID_ALLOWED is compared by the gate amplifier to the actual ID, and used to generate a gate drive. If ID <
ID_ALLOWED, the amplifier turns the gate of the external FET full on because there is no overload condition;
otherwise GATE is regulated to maintain the ID = ID_ALLOWED relationship. A capacitor may be tied from PROG to
10
Copyright 2010, Texas Instruments Incorporated
Product Folder Link(s): TPS2480 TPS2481
相關(guān)PDF資料
PDF描述
TPS2490DGSRG4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
TPS2490DGSR 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
TPS2490DGSG4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
TPS2490DGS 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
TPS2491DGSG4 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO10
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TPS2480PWR 功能描述:熱插拔功率分布 Pos Vltg,Int Prot Dev/Hotswap Cntrlr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2481EVM-001 功能描述:電源管理IC開發(fā)工具 Eval Mod for TPS2481 RoHS:否 制造商:Maxim Integrated 產(chǎn)品:Evaluation Kits 類型:Battery Management 工具用于評(píng)估:MAX17710GB 輸入電壓: 輸出電壓:1.8 V
TPS2481PW 功能描述:熱插拔功率分布 Pos VltgInt Prot Dev/Hotswap Cntrlr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2481PWR 功能描述:熱插拔功率分布 Pos VltgInt Prot Dev/Hotswap Cntrlr RoHS:否 制造商:Texas Instruments 產(chǎn)品:Controllers & Switches 電流限制: 電源電壓-最大:7 V 電源電壓-最小:- 0.3 V 工作溫度范圍: 功率耗散: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:MSOP-8 封裝:Tube
TPS2482PW 制造商:Texas Instruments 功能描述:Hot Swap Controller 1-CH 80V 20-Pin TSSOP Tube 制造商:Texas Instruments 功能描述:IC CTRLR HOT SWAP 9-36V 20TSSOP 制造商:Texas Instruments 功能描述:36V Hotswap Cntlr w/ Digital Pwr Monitor