- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98285 > TPS65011RGZT (TEXAS INSTRUMENTS INC) 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 PDF資料下載
參數(shù)資料
| 型號： | TPS65011RGZT |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 電源管理 |
| 英文描述： | 2-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC48 |
| 封裝： | 7 X 7 MM, PLASTIC, QFN-48 |
| 文件頁數(shù)： | 32/57頁 |
| 文件大小： | 1414K |
| 代理商： | TPS65011RGZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁
www.ti.com
TPS65011
SLVS501A – FEBRUARY 2004 – REVISED JANUARY 2005
Interrupt events are always captured; thus when an interrupt source is unmasked, INT may immediately go active
due to a previous interrupt condition. This can be prevented by first reading the relevant STATUS register before
unmasking the interrupt source.
If an interrupt condition occurs, then the INT pin is set low. The CHGSTATUS, REGSTATUS, and DEFGPIO
registers should be read. Bit positions containing a 1 (or possibly a 0 in DEFGPIO) are noted by the CPU and the
corresponding situation resolved. The reading of the CHGSTATUS and REGSTATUS registers automatically
acknowledges any interrupt condition in those registers and blocks the path to the INT pin from the relevant
bit(s). No interrupt should be missed during the read process since this process starts by latching the contents of
the register before shifting them out at SDAT. Once the contents have been latched (takes a couple of
nanoseconds), the register is free to capture new interrupt conditions. Hence, the probability of missing anything
is, for practical purposes, zero.
The following describes how registers 0x01 (CHGSTATUS) and 0x02 (REGSTATUS) are handled:
CHGSTATUS(5,0) are positive edge set. Read of set CHGSTATUS(5,0) bits sets ACKINT1(5,0) bits.
CHGSTATUS(7-6,4-1) are level set. Read of set CHGSTATUS(7-6,4-1) bits sets ACKINT1(7-6,4-1) bits.
CHGSTATUS(5,0) clear when input signal low, and ACKINT1(5,0) bits are already set.
CHGSTATUS(7-6,4-1) clear when input signal is low.
ACKINT1(7-0) clear when CHGSTATUS(7-0) is clear.
REGSTATUS(7-5) are positive edge set. Read of set REGSTATUS(7-5) bits sets ACKINT2(7-5) bits.
REGSTATUS(3-0) are level set. Read of set REGSTATUS(3-0) bits sets ACKINT2(3-0) bits.
REGSTATUS(7-5) clear when input signal low, and ACKINT1(7-5) bit are already set.
REGSTATUS(3-0) clear when input signal is low.
ACKINT2(7-0) clear when REGSTATUS(7-0) is clear.
The following describes the function of the 0x05 (ACKINT1) and 0x06 (ACKINT2) registers. These are not
usually written to by the CPU since the TPS65011 internally sets/clears these registers:
ACKINT1(7:0) - Bit is set when the corresponding CHGSTATUS set bit is read via I
2C.
ACKINT1(7:0) - Bit is cleared when the corresponding CHGSTATUS set bit clears.
ACKINT2(7:0) - Bit is set when the corresponding REGSTATUS set bit is read via I
2C.
ACKINT2(7:0) - Bit is cleared when the corresponding REGSTATUS set bit clears.
ACKINT1(7:0) - a bit set masks the corresponding CHGSTATUS bit from INT.
ACKINT2(7:0) - a bit set masks the corresponding REGSTATUS bit from INT.
The following describes the function of the 0x03 (MASK1), 0x04 (MASK2) and 0x0F (MASK3) registers:
MASK1(7:0) - a bit set in this register masks CHGSTATUS from INT.
MASK2(7:0) - a bit set in this register masks REGSTATUS from INT.
MASK3(7:4) - a bit set in this register detects a rising edge on GPIO.
MASK3(7:4) - a bit cleared in this register detects a falling edge on GPIO.
MASK3(3:0) - a bit set in this register clears GPIO Detect signal from INT.
GPIO interrupts are located by reading the 0x10 (DEFGPIO) register. The application CPU stores, or can read
from DEFGPIO<7:4>, which GPIO is set to input or output. This information together with the information on
which edge the interrupt was generated (the CPU either knows this or can read it from MASK3<7:4>) determines
whether the CPU is looking for a 0 or a 1 in DEFGPIO<3:0>. A GPIO interrupt is blocked from the INT pin by
setting the relevant MASK3<3:0> bit; this must be done by the CPU, there is no auto-acknowledge for the GPIO
interrupts.
38
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TPS65023QRHARQ1 | POWER SUPPLY SUPPORT CKT, PQCC40 |
| TPS65040ZQER | 8-CHANNEL POWER SUPPLY MANAGEMENT CKT, PBGA71 |
| TPS650531IRGERQ1 | POWER SUPPLY SUPPORT CKT, PQCC24 |
| TPS650532RGET | 5-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC24 |
| TPS650531RGER | 5-CHANNEL POWER SUPPLY SUPPORT CKT, PQCC24 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TPS65012RGZR | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZRG4 | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZT | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65012RGZTG4 | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
| TPS65013RGZR | 功能描述:電池管理 Multi-Channel 1-cell Li-Ion RoHS:否 制造商:Texas Instruments 電池類型:Li-Ion 輸出電壓:5 V 輸出電流:4.5 A 工作電源電壓:3.9 V to 17 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:VQFN-24 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。