- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373713 > TS68040DESC01ZAA (ATMEL CORP) Third- Generation 32-bit Microprocessor PDF資料下載
參數(shù)資料
| 型號： | TS68040DESC01ZAA |
| 廠商： | ATMEL CORP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Third- Generation 32-bit Microprocessor |
| 中文描述： | 32-BIT, 25 MHz, MICROPROCESSOR, CQFP196 |
| 封裝： | CAVITY UP, CERAMIC, QFP-196 |
| 文件頁數(shù)： | 37/49頁 |
| 文件大?。?/td> | 1637K |
| 代理商： | TS68040DESC01ZAA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
37
TS68040
2116A–HIREL–09/02
Instruction and Data
Caches
Studies have shown that typical programs spend much of their execution time in a few
main routines or tight loops. Earlier members of the TS68000 Family took advantage of
this locality of reference phenomenon to varying degrees. The TS68040 takes further
advantage of cache technology with its two, independent, on-chip, physical address
space caches, one for instructions and one for data. The caches reduce the processor’s
external bus activity and increase CPU throughput by lowering the effective memory
access time. For a typical system design, the large caches of the TS68040 yield a very
high hit rate, providing a substantial increase in system performance. Additionally, the
caches are automatically burstfilled from the external bus whenever a cache miss
occurs.
The autonomous nature of the caches allows instruction-stream fetches, data-stream
fetches, and a third external access to occur simultaneously with instruction execution.
For example, if the TS68040 requires both an instruction-stream access and an external
peripheral access and if the instruction is resident in the on-chip cache, the peripheral
access proceeds unimpeded rather than being queued behind the instruction fetch. If a
data operand is also required and if it is resident in the data cache, it can also be
accessed without hindering either the instruction access from its cache or the peripheral
access external to the chip. The parallelism inherent in the TS68040 also allows multiple
instructions that do not require any external accesses to execute concurrently while the
processor is performing an external access for a previous instruction.
Cache Organization
The instruction and data caches are four-way set-associative with 64 sets of four, 16-
byte lines for a total cache storage of 4K bytes each. As shown in Figure 21, each 16-
byte line contains an address tag and state information. State information for each entry
consists of a valid flag for the entire line in both instruction and data caches and write
status for each long word in the data cache. The write status in the data cache signifies
whether or not the long-word data is dirty (meaning that the data in the cache has been
modified but has not been written back to external memory) for data in copyback pages.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TS68040DESC02XAA | Third- Generation 32-bit Microprocessor |
| TS68040DESC02YCA | Third- Generation 32-bit Microprocessor |
| TS68040DESC02ZAA | Third- Generation 32-bit Microprocessor |
| TS68040MR25A | Third- Generation 32-bit Microprocessor |
| TS68040VF25A | Third- Generation 32-bit Microprocessor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TS68040DESC01ZCA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC02XAA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC02XCA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC02YCA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
| TS68040DESC02ZAA | 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:Third- Generation 32-bit Microprocessor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。