參數(shù)資料
型號: TS68040VF25A
廠商: ATMEL CORP
元件分類: 微控制器/微處理器
英文描述: Third- Generation 32-bit Microprocessor
中文描述: 32-BIT, 25 MHz, MICROPROCESSOR, CQFP196
封裝: CAVITY UP, CERAMIC, QFP-196
文件頁數(shù): 31/49頁
文件大?。?/td> 1637K
代理商: TS68040VF25A
31
TS68040
2116A–HIREL–09/02
For the subset of the FPU instructions that generate exception traps, the 32-bit floating-
point instruction address register (FPIAR) is loaded with the logical address of an
instruction before the instruction is executed. This address can then be used by a float-
ing-point exception handler to locate a floating-point instruction that has caused an
exception. The move floating-point data register (FMOVE) instruction (to from the
FPCR, FPSR, or FPIAR) and the move multiple data registers (FMOVEN) instruction
cannot generate floating-point exceptions; therefore, these instructions do not modify
the FPIAR. Thus, the FMOVE and FMOVEM instructions can be used to read the
FPIAR in the trap handler without changing the previous value.
Figure 20.
Programming Model
相關(guān)PDF資料
PDF描述
TS68230CFN10 HMOS PARALLEL INTERFACE/TIMER
TS68230FN HMOS PARALLEL INTERFACE/TIMER
TS68230 HMOS PARALLEL INTERFACE/TIMER
TS68230CP10 HMOS PARALLEL INTERFACE/TIMER
TS68230CP8 HMOS PARALLEL INTERFACE/TIMER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS68040VF33A 制造商:e2v technologies 功能描述:MPU TS68000 32BIT HCMOS 33MHZ 196CQFP - Trays
TS68040VFT25A 制造商:e2v technologies 功能描述:TS68040VFT25A - Trays
TS68040VFT33A 制造商:e2v technologies 功能描述:MPU TS68000 32BIT HCMOS 33MHZ 196PIN TIE BARE CQFP - Trays
TS68040VR1-25A 制造商:e2v technologies 功能描述:MPU TS68000 32BIT HCMOS 25MHZ 179PIN PGA - Trays
TS68040VR1-33A 制造商:e2v technologies 功能描述:TS68040VR1-33A - Trays