參數(shù)資料
型號(hào)： TS8308500CG
廠商： ATMEL CORP
元件分類： ADC
英文描述： 1-CH 8-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA72
封裝： 1.27 MM PITCH, HEAT SINK, CERAMIC, BGA-72
文件頁(yè)數(shù)： 4/42頁(yè)
文件大?。?/td> 641K
代理商： TS8308500CG
12
TS8308500
Preliminary Specification
ββββ-site
4.2.
TS8308500 PIN DESCRIPTION
Symbol
Pin number
Function
GND
A2, A5, B1, B5, B10, C2, C9, D2,
E1, E2, E11, F1, F2, G11, J3, J9,
K2, K3, K4, K5, K10, L2, L5
Ground pins.
To be connected to external ground plane.
VCC
A4, A6, B2, B4, B6, C3, H1, H2,
L6, L7
+5 V positive supply.
VEE
A3, B3, G1, G2, J1, J2
5 V analog negative supply
DVEE
F10, F11
-5 V digital negative supply.
VIN
L3
In phase (+) analog input signal of the sample and Hold
differential preamplifier.
VINB
L4
Inverted phase (-) of ECL clock input signal (CLK).
CLK
C1
In phase (+) ECL clock input signal. The analog input is sampled
and held on the rising edge of the CLK signal.
CLKB
D1
Inverted phase (-) of ECL clock input signal (CLK).
B0, B1, B2, B3, B4, B5, B6,
B7
A8, A9, A10, D10, H11, J11, K9,
K8
In phase (+) digital outputs.
B0 is the LSB. B7 is the MSB.
B0B, B1B, B2B, B3B, B4B,
B5B, B6B, B7B
B7, B8, B9, C11, G10, H10, L10,
L9
Inverted phase (-) Digital outputs.
B0B is the inverted LSB. B7B is the inverted MSB.
OR
K7
In phase (+) Out of Range Bit.
Out of Range is high on the leading edge of code 0 and code 256.
ORB
L8
Inverted phase (+) of Out of Range Bit (OR).
DR
E10
In phase (+) output of Data Ready Signal.
DRB
D11
Inverted phase (-) output of Data Ready Signal (DR).
GORB
A7
Gray or Binary select output format control pin.
– Binary output format if GORB is floating or VCC.
– Gray output format if GORB is connected at ground (0 V).
GAIN
K6
ADC gain adjust pin.
The gain pin is by default grounded, the ADC gain transfer fuction
is nominally close to one.
DIOD/DRRB
K1
Die function temperature measurement pin and asynchronous
data ready reset active low, single ended ECL input.
VPLUSD
B11, C10, J10, K11
+ 2.4 V for LVDS output levels otherwise to GND
(1)
NC
A1, A11, L1, L11
Not connected.
Note 1 :
The common mode level of the output buffers is 1.2V below the positive digital supply.
For ECL compatibility the positive digital supply must be set at 0V (ground ).
For LVDS compatibility (output common mode at +1.2V) the positive digital supply must be set at 2.4V.
If the subsequent LVDS circuitry can withstand a lower level for input common mode, it is recommended to lower the positive digital
supply level in the same proportion in order to spare power dissipation.
相關(guān)PDF資料
PDF描述
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BMGS 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BVGL 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83102G0BCGL 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CBGA152
TS83110CZT 1-CH 10-BIT PROPRIETARY METHOD ADC, PARALLEL ACCESS, CDFP28
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TS8308500CGL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 500 Msps
TS8308500VGL 制造商:ATMEL 制造商全稱:ATMEL Corporation 功能描述:ADC 8-bit 500 Msps
TS8308C 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308J 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
TS8308P 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Converter IC
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*