- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365967 > TSA1005-40IF Analog to Digital Converter PDF資料下載
參數(shù)資料
| 型號： | TSA1005-40IF |
| 元件分類： | ADC |
| 英文描述： | Analog to Digital Converter |
| 中文描述： | 模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 10/19頁 |
| 文件大小： | 194K |
| 代理商： | TSA1005-40IF |
TSA1005-40 APPLICATION NOTE
10/19
DETAILED INFORMATION
The TSA1005-40 is a dual-channel, 10-bit resolu-
tion analog to digital converter based on a pipeline
structure and the latest deep sub micron CMOS
process to achieve the best performances in
terms of linearity and power consumption.
Each channel achieves 10-bit resolution through
the pipeline structure. A latency timeof 7 clock pe-
riods is necessary to obtain the digitized data on
the output bus.
The input signals are simultaneously sampled on
both channels on the rising edge of the clock. The
output data is valid on the rising edge of the clock
for I channel and on the falling edge of the clock
for Q channel. The digital data out from the differ-
ent stages must be time delayed depending on
their order of conversion. Then a digital data cor-
rection completes the processing and ensures the
validity of the ending codes on the output bus.
The structure has been specifically designed to
accept differential signals. In this case, youwill ob-
tain the best performances. Nevertheless, sin-
gle-ended signals can drive the ADC with few lin-
earity degradation.
The TSA1005-20 is pin to pin compatible with the
dual 10bits/40Msps TSA1005, the dual 12bits/
20Msps TSA1204 and the dual 12bits/40Msps
TSA1203.
COMPLEMENTARY FUNCTIONS
Some functionalities have been added in order to
simplify as much as possible the application
board. These operational modes are described as
followed.
Output Enable (OEB)
When set to low level (VIL), all digital outputs
remain active and are in low impedance state.
When set to high level (VIH), all digital outputs
buffers are in high impedance state while the
converter goes onsampling. When OEB is set to a
low level again, the data are then present on the
output with a very short Ton delay.
Therefore, this allows thechip selectof the device.
The timing diagram summarizes this functionality.
In order to remain in the normal operating mode,
this pin should be grounded through a low value of
resistor.
SELECT
The digital data out from each ADC core are mul-
tiplexed together to share the same output bus.
This prevents from increasing the number of pins
and enables to keep the same package as single
channel ADC like TSA1002.
The selection of the channel information is done
through the ”SELECT” pin. When set to high level
(VIH), the I channel data are present on the bus
D0-D9. When set to low level (VIL), the Q channel
data are on the output bus D0-D9.
Connecting SELECT to CLK allows I and Q chan-
nels to be simultaneously present on D0-D9; I
channel on the rising edge of the clock and Q
channel on the falling edge of the clock. (see tim-
ing diagram page 2).
REFERENCES AND COMMON MODE
CONNECTION
VREFM must be always connected externally.
Internal reference and common mode
In thedefault configuration, the ADCoperates with
its own reference and common mode voltages
generated by its internal bandgap. VREFM pins
are connected externally to the Analog Ground
while VREFP (respectively INCM) are set to their
internal voltage of 0.88V (respectively 0.46V). It is
recommended to decouple the VREFP and INCM
in order to minimize low and high frequency noise
(refer to Figure 1)
Figure 1 :
Internal reference and common mode
setting
TSA1005
VIN
VINB
VREFM
VREFP
330pF
4.7uF
10nF
INCM
330pF
4.7uF
10nF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSA2000G | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA2000J | TRIAC-FULL-WAVE-OUTPUT OPTOCOUPLER |
| TSA5060A | 1.3 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5060AT | 1.3 GHz I2C-bus controlled low phase noise frequency synthesizer |
| TSA5060ATS | 1.3 GHz I2C-bus controlled low phase noise frequency synthesizer |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSA1005-40IFT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC DUAL CHANNEL 10 BIT 20/40MSPS A/D CONVTR RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| TSA1005I-40IF | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DUAL-CHANNEL, 10-BIT, 20/40MSPS A/D CONVERTER |
| TSA1015 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PNP SILICON TRANSISTOR |
| TSA1036 | 制造商:TSC 制造商全稱:Taiwan Semiconductor Company, Ltd 功能描述:General Purpose PNP Transistor |
| TSA1036CX | 功能描述:兩極晶體管 - BJT PNP Transistor RoHS:否 制造商:STMicroelectronics 配置: 晶體管極性:PNP 集電極—基極電壓 VCBO: 集電極—發(fā)射極最大電壓 VCEO:- 40 V 發(fā)射極 - 基極電壓 VEBO:- 6 V 集電極—射極飽和電壓: 最大直流電集電極電流: 增益帶寬產(chǎn)品fT: 直流集電極/Base Gain hfe Min:100 A 最大工作溫度: 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PowerFLAT 2 x 2 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。