參數(shù)資料
型號(hào): TSB14C01HV
廠(chǎng)商: Texas Instruments, Inc.
英文描述: 5-V IEEE 1394-1995 BACKPLANE TRANSCEIVER/ARBITER
中文描述: 5V的電機(jī)及電子學(xué)工程師聯(lián)合會(huì)1394-1995背板收發(fā)器/仲裁者
文件頁(yè)數(shù): 6/35頁(yè)
文件大?。?/td> 224K
代理商: TSB14C01HV
1
1
1 Introduction
1.1
Description
The TSB14AA1A (TSB14AA1A refers to all three devices: TSB14AA1A, TSB14AA1AI, and TSB14AA1AT) is the
second-generation 1394 backplane physical layer device. It is recommended for use in all new designs instead of
the first generation TSB14C01A. It provides the physical layer functions needed to implement a single port node in
a backplane based 1394 network. The TSB14AA1A provides two pins for transmitting, two for receiving, and two pins
to externally control the transceivers for data and strobe. In addition to supporting open-collector drivers, the
TSB14AA1A can also support 3-state
(high-impedance) drivers. The TSB14AA1A is not designed to drive the
backplane directly; this function must be provided externally. The TSB14AA1A is designed to interface with a
link-layer controller (LLC), such as the TSB12LV01B, TSB12LV32, TSB12LV21B, etc.
The TSB14AA1A requires an external 98.304-MHz reference oscillator input for S100 asynchronous only operation
or 49.152-MHz for S50 asynchronous only operation. Two clock select pins (CLK_SEL0, CLK_SEL1) select the
speed mode for the TSB14AA1A (see Table 1
1). For S100 operation, the 98.304-MHz reference signal is internally
divided to provide the 49.152-MHz system clock signals used to control transmission of the outbound encoded strobe
and data information. The 49.152-MHz clock signal is also supplied to the associated LLC for synchronization of the
two chips and is used for resynchronization of the received data. For S50 operation, a 49.152-MHz reference signal
is used. This reference signal is internally divided to provide the 24.576-MHz system clock signals for S50 operations.
Table 1
1. Speed Mode Setting
SPEED MODE
CLK_SEL0 PIN
CLK_SEL1 PIN
INPUT TO XI PIN
PHY_SCLK OUTPUT
MAXIMUM FREQUENCY
OF TDATA, TSTRB
50 MHz
100 Mbits/s
0
0
100 MHz
X1/2 (50 MHz)
50 Mbits/s
1
0
50 MHz
X1/2 (25 MHz)
25 MHz
Reserved
1
1
Reserved
0
1
During packet transmit, data bits to be transmitted are received from the LLC on two parallel paths and are latched
internally in the TSB14AA1A in synchronization with the system clock. These bits are combined serially, encoded,
and transmitted as the outbound data-strobe information stream. During transmit, the encoded data information is
transmitted on TDATA, and the encoded strobe information is transmitted on TSTRB.
During packet reception, the data information is received on RDATA and strobe information is received on RSTRB.
The received data and strobe information is decoded to recover the received clock signal and the serial data bits,
which are resynchronized to the local system clock. The serial data bits are split into two parallel streams and sent
to the associated LLC. The PHY-Link interface has been made compliant to IEEE 1394a
2000 including timing and
transfer of register 0 to the link-layer automatically after every 1394 bus reset.
The TSB14AA1A is a 3.3 V device that provides LVCMOS level outputs. The TSB14AA1A is an asynchronous only
device.
3-State means a driver may drive high, low, or may be placed in a high-impedance state
相關(guān)PDF資料
PDF描述
TSB21LV03MHV IC APEX 20KE FPGA 200K 484-FBGA
TSB21LV03CHV IEEE 1394-1995 TRIPLE-CABLE TRANSCEIVER/ARBITER
TSB2203X6MMX30M IC APEX 20KE FPGA 200K 240-PQFP
TSB2204.5X12MMX20M IC APEX 20KE FPGA 200K 240-PQFP
TSB2204.5X19MMX20M IC APEX 20KE FPGA 200K 240-PQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB14C01MHV 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:Transceiver
TSB14C01PM 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSB15 制造商:未知廠(chǎng)家 制造商全稱(chēng):未知廠(chǎng)家 功能描述:EURO TERMINAL BLOCKS
TSB150002DS 制造商:TE Connectivity 功能描述:
TSB150004DS 制造商:TE Connectivity 功能描述:Conn Europa Terminal Blocks 8 POS 13.5mm Screw ST Cable Mount 40A/Contact