- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365968 > TSC21020F-20SA-E IC CYCLONE III FPGA 40K 324FBGA PDF資料下載
參數(shù)資料
| 型號： | TSC21020F-20SA-E |
| 英文描述： | IC CYCLONE III FPGA 40K 324FBGA |
| 中文描述： | 數(shù)字信號處理器| 32位|的CMOS | RAD數(shù)據(jù)通信硬|美巡賽| 223PIN |陶瓷 |
| 文件頁數(shù)： | 41/51頁 |
| 文件大?。?/td> | 763K |
| 代理商： | TSC21020F-20SA-E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁當(dāng)前第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
41
TSC21020F
4153F
–
AERO
–
06/03
Figure 14.
Equivalent Device Loading for AC Measurements (Includes all Fixtures)
Example System Hold
Time Calculation
To determine the data output hold time in a particular system, first calculate t
DECAY
using
the above equation. Choose
V to be the difference between the TSC21020F
’
s output
voltage and the input threshold for the device requiring the hold time. A typical
V will be
0.4V. C
L
is the total bus capacitance (per data line), and I
L
is the total leakage or three-
state current (per data line). The hold time will be t
DECAY
plus the minimum disable time
(i.e. t
HDWD
for the write cycle).
Figure 15.
Voltage Reference Levels for AC Measurements (Except Output
Enable/Disable)
Capacitive Loading
Output delays are based on standard capacitive loads: 100 pF on address, select, page
and strobe pins, and 50 pF on all others (see Figure 14). For different loads, these tim-
ing parameters should be derated. See the Hardware Configuration chapter of the
ADSP-21020 User
’
s Manual from Analog Devices for further information on derating of
timing specifications.
Figures 16 and 17 show how the output rise time varies with capacitance. Figures 18
and 19 show how output delays vary with capacitance. Note that the graphs may not be
linear outside the ranges shown.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC21020F-20SAP833 | FPGA, CYCLONE III, 40K LE, 324FBGA Programmable Logic Type:FPGA; Logic IC function:FPGA; Logic IC family:Cyclone III; Logic IC Base Number:3; I/O lines, No. of:195; |
| TSC21020F-20SASB | IC CYCLONE III FPGA 40K 324 FBGA |
| TSC21020F-20SASC | IC CYCLONE III FPGA 40K 484FBGA |
| TSC21020F-20SASL1 | IC CYCLONE III FPGA 40K 484FBGA |
| TSC21020F-20SASL2 | IC CYCLONE III FPGA 40K 484 FBGA |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC21020F-20SAP833 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC |
| TSC21020F-20SASB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC |
| TSC21020F-20SASC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC |
| TSC21020F-20SASL1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC |
| TSC21020F-20SASL2 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP|32-BIT|CMOS| RAD HARD|PGA|223PIN|CERAMIC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。