- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98302 > TSC2111IRGZR (TEXAS INSTRUMENTS INC) 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 PDF資料下載
參數(shù)資料
| 型號(hào)： | TSC2111IRGZR |
| 廠商： | TEXAS INSTRUMENTS INC |
| 元件分類： | 音頻／視頻放大 |
| 英文描述： | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| 封裝： | PLASTIC, QFN-48 |
| 文件頁(yè)數(shù)： | 25/99頁(yè) |
| 文件大?。?/td> | 1143K |
| 代理商： | TSC2111IRGZR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)當(dāng)前第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)
TSC2111
SLAS495A JUNE 2006 REVISED OCTOBER 2007
www.ti.com
31
For the cap interface, this feature can be disabled by setting bit D0 of control register 20H/page 2. In the case
of the cap-less interface, VGND short circuit protection must also be disabled, which can be achieved by setting
bit D4 of control register 21H/page 2.
The TSC2111 implements a pop reduction scheme to reduce audible artifacts during powerup and powerdown
of headphone drivers. The scheme can be controlled by programming bits D5 and D4 of control register
25H/page 2. By default, the driver pop reduction scheme is enabled and can be disabled by programming bit
D5 of control register 25H/page 2 to 1. When this scheme is enabled and the virtual ground connection is not
used (VGND amplifier is powered down), the audio output driver slowly charges up any external ac-coupling
capacitors to reduce audible artifacts. Bit D4 of control register 25H/page 2 provides control of the charging time
for the ac-coupling capacitor as either 0.8 sec or 4 sec. When the virtual ground amplifier is powered up and
used, the external ac-coupling capacitor is eliminated, and the powerup time becomes 1 ms. This scheme takes
effect whenever any of the headphone drivers are powered up.
D Speaker Driver
The TSC2111 has an integrated speaker driver (OUT8POUT8N) capable of driving an 8
differential load.
The speaker driver, powered directly from the battery supply (3.5 V to 4.2 V) on the BVDD pin can deliver 400
mW at 3.9 V supply. It allows connecting one or both DAC channel to speaker driver. The TSC2111 also has a
short circuit protection feature for the speaker driver which can be enabled by setting bit D5 of control register
21H/page 2.
D Receiver Driver
The TSC2111 includes a receiver driver (SPK1OUT32N), which can drive a 32
differential load. It is
capable of delivering 82 mW into a 32
load. The TSC2111 does not allow both the receiver driver and
headphone drivers to be turned on at the same time. Also, when the receiver driver is being used, the
headphone driver load must be disconnected.
D Simultaneous DAC Playback to Headphone and Speaker Outputs
The TSC2111 allows simultaneous DAC playback by using the BUZZ_IN PGA to route the SPL1 and SPK2
signals to the OUT8P and OUT8N drivers (bits D7 and D6, Register 25h, page 2). By utilizing the BUZZ_IN
PGA fully independent volume control of the headphone and of the speaker driver outputs are achieved.
Headset Interface
The TSC2111 supports all standard headset interfaces. It is capable of interfacing with 3-wire stereo headset,
3-wire cellular headset and 4-wire stereo-cellular headsets. It supports both capacitor-coupled (cap) and
capacitor-less (capless) interface for headset through software programming.
D Capless Interface
Figure 22 shows the connection diagram to the TSC2111 for capless interface. VGND acts as a ground of
headset jack. Voltage at VGND is 1.5 V and MICBIAS_HED voltage is programmed to 3.3 V. With this, the
voltage across microphone is configured to be 1.8 V. In order to minimize the effect of routing resistance on
VGND inside the device and on the printed circuit board (PCB), SPKFC should be shorted to VGND at the
jack. This reduces crosstalk from speaker to microphone because of common ground as VGND.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSC2111IRGZT | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| TSC2111IRGZRG4 | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| TSC2111IRGZTG4 | 0.4 W, 1 CHANNEL, AUDIO AMPLIFIER, QCC48 |
| TSC2117IRGZR | SPECIALTY CONSUMER CIRCUIT, QCC48 |
| TSC2117IRGZT | SPECIALTY CONSUMER CIRCUIT, QCC48 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSC2111IRGZRG4 | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 SMART 4-Wire with Audio RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC2111IRGZT | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 SMART 4-Wire with Audio RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC2111IRGZTG4 | 功能描述:觸摸屏轉(zhuǎn)換器和控制器 SMART 4-Wire with Audio RoHS:否 制造商:Microchip Technology 類型:Resistive Touch Controllers 輸入類型:3 Key 數(shù)據(jù)速率:140 SPS 分辨率:10 bit 接口類型:4-Wire, 5-Wire, 8-Wire, I2C, SPI 電源電壓:2.5 V to 5.25 V 電源電流:17 mA 工作溫度:- 40 C to + 85 C 封裝 / 箱體:SSOP-20 |
| TSC-2-1-15 | 制造商:Micrel Inc 功能描述: |
| TSC2117 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:Low-Power Audio Codec With Embedded miniDSP, Stereo Class-D Speaker Amplifier, and Smart Four-Wire Touch-Screen Controller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。