參數(shù)資料
型號(hào)： TSPC106AVGS83CG
英文描述： MEMORY CONTROLLER
中文描述： 內(nèi)存控制器
文件頁(yè)數(shù)： 17/40頁(yè)
文件大?。?/td> 569K
代理商： TSPC106AVGS83CG
17
TSPC106
2102B
–
HIREL
–
02/02
PAR
Parity
1
O
Asserted indicates odd parity across the AD[31:0] and C/BE[3:0]
signals during address and data phases. Negated indicates even
parity.
I
Asserted indicates odd parity driven by another PCI master or the PCI
target during read data phases. Negated indicates even parity.
PERR
Parity error
1
O
Indicates that another PCI agent detected a data parity error.
I
Indicates that another PCI agent detected a data parity error.
PIRQ
Modified memory
interrupt request
1
O
In emulation mode (see
“
Address Maps
”
on page 19), indicates that a
PCI write has occurred to system memory that has not been recorded
by software.
REQ
PCI bus request
1
O
Indicates that the TSPC106 is requesting control of the PCI bus to
perform a transaction. Note that REQ is a point-to-point signal. Every
master has its own REQ signal.
SERR
System error
1
O
Indicates that an address parity error or some other system error
(where the result will be a catastrophic error) was detected.
I
Indicates that another target has detected a catastrophic error.
STOP
Stop
1
O
Indicates that the TSPC106, acting as the PCI target, is requesting that
the PCI bus master stop the current transaction.
I
Indicates that some other PCI agent is requesting that the PCI initiator
stop the current transaction.
TRDY
Target ready
1
O
Indicates that the TSPC106, acting as a PCI target, can complete the
current data phase of a PCI transaction. During a read, the TSPC106
asserts TRDY to indicate that valid data is present on AD[31:0]. During
a write, the TSPC106 asserts TRDY to indicate that it is prepared to
accept data.
I
Indicates that another PCI target is able to complete the current data
phase of a transaction.
Table 7.
PCI Interface Signals
Signal
Signal Name
Number of
Pins
I/O
Signal Description
相關(guān)PDF資料
PDF描述
TSPC106AVGSU66CE MEMORY CONTROLLER
TSPC106AVGSU66CG MEMORY CONTROLLER
TSPC106AVGSU83CE MEMORY CONTROLLER
TSPC106AVGSU83CG MEMORY CONTROLLER
TSPC603RMG10LC MICROPROCESSOR|32-BIT|CMOS|BGA|255PIN|CERAMIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSPC106AVGSU/T66CE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU/T66CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU/T83CE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU/T83CG 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
TSPC106AVGSU66CE 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MEMORY CONTROLLER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*