參數(shù)資料
型號(hào): UPC1851B
廠商: NEC Corp.
英文描述: CONN SEALING FOR WALL RCPT #10
中文描述: I2C總線兼容美國(guó)的多邊貿(mào)易體制處理LSI
文件頁(yè)數(shù): 18/60頁(yè)
文件大?。?/td> 447K
代理商: UPC1851B
18
μ
PC1851B
Data Sheet S13417EJ2V0DS00
2. BLOCK FUNCTIONS
2.1 Stereo Demodulation Block
(1) Stereo LPF
This filter eliminates signals in the vicinity of 5 f
H
to 6 f
H
, such as SAP (Sub Audio Program) (5 f
H
) and telemetry
signals (6.5 f
H
) . The
μ
PC1851B’s internal L–R demodulator, which uses a double-balanced circuit, demodulates
L–R signals by multiplication of the L–R signal with the signal at the L–R carrier frequency (2 f
H
). The L–R signal
tends to receive interference from the 6 f
H
signal because a square waveform is used as the switching carrier in this
method. To eliminate this interference, the
μ
PC1851B incorporates traps at 5 f
H
and 6 f
H
. The filter response is
adjusted by setting the FILTER SETTING bits (Write register, subaddress 02H, bits D0 to D5).
(2) Stereo Phase Comparator
The 8 f
H
signal generated at the Stereo VCO is divided by 8 (4
×
2) and then multiplied by the pilot signal passed
through the stereo LPF. The two signals differ from each other by 90 degrees in terms of phase.
The resistor and capacitor connected to the
φ
D1 and
φ
D2 pins form a filter that smoothes the phase error signal
output from the Stereo Phase Comparator, converting the error signal to the DC voltage. When the voltage difference
between
φ
D1 and
φ
D2 pins becomes 0 V (strictly speaking, not 0 V by the internal offset voltage), the VCO runs at
8 f
H
.
The lag/lead filter externally connected to the pins
φ
D1 and
φ
D2 determines the capture range.
(3) Stereo VCO
The Stereo VCO runs at 8 f
H
with the internal capacitor. The frequency is adjusted by setting the STEREO VCO
SETTING bits (Write register, subaddress 01H, bits D0 to D5).
(4) Divider (Flip-flop)
Produces two separate f
H
signals: the inphase f
H
signal, and the f
H
signal differing by 90 degrees from the input
pilot signal by dividing the 8 f
H
frequency from the Stereo VCO by 8 (4
×
2).
(5) Pilot Discrimination Phase Comparator (Level detector)
Multiplies the pilot signal from the COM pin with the inphase f
H
signal from the divider. The resulting signal is
smoothed by passing it through the external filter connected to the PD1 and PD2 pins and converted into DC
voltage that is used to determine whether or not a stereo pilot is present (Read register, bit D6).
(6) Pilot Canceler
The f
H
signal from the divider is added to the stereo signal matrix depending on the level of the input pilot signal
to cancel the pilot signal.
(7) L+R LPF
This LPF which has traps at f
H
and 24 kHz, allows only the monaural signal to pass through. The filter response
is adjusted by setting the FILTER SETTING bit (Write register, subaddress 02H, bits D0 to D5).
(8) De-emphasis
The 75-
μ
s de-emphasis filter is for the monaural signal. The response is adjusted by setting the FILTER SETTING
bit (Write register, subaddress 02H, bits D0 to D5).
(9) L–R AM Demodulator
Demodulates the L–R AM-DSB modulated signal by multiplying with the 2-f
H
signal which is synchronized to the
pilot signal. The 2-f
H
square wave is used as the switching carrier.
相關(guān)PDF資料
PDF描述
UPC1851BCU I2C BUS-COMPATIBLE US MTS PROCESSING LSI
uPC1853CT-01 MATRIX SURROUND IC WITH I2C BUS
uPC1853CT-02 MATRIX SURROUND IC WITH I2C BUS
UPC1853 CONN SEALING FOR WALL RCPT #14
UPC1857 SOUND CONTROL IC WITH SURROUND AND I2C BUS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPC1851BCU 制造商:NEC 制造商全稱(chēng):NEC 功能描述:I2C BUS-COMPATIBLE US MTS PROCESSING LSI
UPC1852 制造商:NEC 制造商全稱(chēng):NEC 功能描述:BIPOLAR ANALOG INTEGRATED CIRCUITl
UPC1852CT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:TV/Video Sound Circuit
UPC1853 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MATRIX SURROUND IC WITH I2C BUS
UPC1853CT 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Surround-Sound Processor