14
μ
PD17068
16.5.3
16.5.4
16.5.5
16.5.6
16.5.7
VRAM POINTER..............................................................................................................................
16.6.1
Configuration of VRAM Pointer ...................................................................................
16.6.2
VRAM Pointer Buffer (IDCVP).......................................................................................
16.6.3
VRAM Pointer Register (IDCVPR) ................................................................................
IDC OUTPUT PINS (BLANK, RED, GREEN, BLUE, I PINS) ........................................................
16.7.1
Functions of IDC Output Pins .......................................................................................
16.7.2
IDC Output Waveforms .................................................................................................
SAMPLE PROGRAM .......................................................................................................................
16.8.1
Displaying Data Exceeding VRAM Capacity (Extended Display Mode) .................
Character Pattern Selection Data ................................................................................
Carriage Return Data (C/R) ...........................................................................................
Control Data....................................................................................................................
VRAM Data Setting Example .......................................................................................
VRAM Data Setting Cautions .......................................................................................
245
248
248
253
253
255
255
256
257
258
258
258
259
259
16.6
16.7
16.8
17. HORIZONTAL SYNCHRONIZING SIGNAL COUNTER............................................................ 262
17.1
GENERAL.........................................................................................................................................
17.2
GATE INPUT AMPLIFIER ...............................................................................................................
17.3
GATE CONTROL .............................................................................................................................
17.3.1
H
SYNC
Counter Gate Mode Selection Flag (HSCGT
×
) ................................................
17.3.2
H
SYNC
Counter Gate Open Status Flag (HSCGOSTT) ................................................
17.4
H
SYNC
COUNTER DATA REGISTER (HSC) ....................................................................................
17.5
SAMPLE PROGRAM .......................................................................................................................
17.6
STATE AT RESET ...........................................................................................................................
262
262
263
264
264
265
265
265
18. PLL FREQUENCY SYNTHESIZER ............................................................................................. 266
18.1
GENERAL.........................................................................................................................................
18.2
PROGRAMMABLE DIVIDER ..........................................................................................................
18.2.1
Configuration ..................................................................................................................
18.2.2
Programmable Divider and PLL Data Register ..........................................................
18.3
REFERENCE FREQUENCY GENERATOR .....................................................................................
18.4
PHASE COMPARATOR (
φ
-DET), CHARGE PUMP AND UNLOCK DETECTION BLOCK .........
18.4.1
Configuration of Phase Comparator, Charge Pump and
Unlock Detection Block .................................................................................................
18.4.2
Phase Comparator Functions .......................................................................................
18.4.3
Charge Pump ..................................................................................................................
18.4.4
Configuration and Functions of Unlock Detection Block.........................................
18.4.5
Organization and Functions of PLL Unlock Flip-Flop Judge Register....................
18.4.6
Organization and Functions of PLL Unlock Flip-Flop Sensibility
Selection Register ..........................................................................................................
18.5
PLL DISABLED STATE ...................................................................................................................
18.6
PLL FREQUENCY SYNTHESIZER USE .........................................................................................
18.7
SAMPLE PROGRAM .......................................................................................................................
18.8
STATE AT RESET ...........................................................................................................................
18.8.1
At Power-On Reset ........................................................................................................
18.8.2
At Clock-Stop..................................................................................................................
18.8.3
At CE Reset .....................................................................................................................
18.8.4
During the Halt State ....................................................................................................
266
267
267
268
269
271
271
271
272
273
273
274
274
275
276
277
277
277
277
277