參數(shù)資料
型號: UPD44165082F5-E50-EQ1
廠商: NEC Corp.
英文描述: 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
中文描述: 1800萬位推出QDRII SRAM的2字爆發(fā)運(yùn)作
文件頁數(shù): 10/32頁
文件大小: 385K
代理商: UPD44165082F5-E50-EQ1
10
Data Sheet M15824EJ7V
1
DS
μ
PD44165082, 44165182, 44165362
Bus Cycle State Diagram
READ DOUBLE
WRITE DOUBLE
AT /K
Power UP
Always
Supply voltage
provided
LOAD NEW
READ ADDRESS
READ PORT NOP
R_Init = 0
WRITE PORT NOP
LOAD NEW
WRITE ADDRESS
AT /K
Always
/W = L
Supply voltage
provided
/W = L
/W = H
/W = H
/R = L
/R = L
/R = H
/R = H
Remarks 1.
The address is concatenated with 1 additional internal LSB to facilitate burst operation.
The address order is always fixed as: xxx...xxx+0, xxx...xxx+1.
Bus cycle is terminated at the end of this sequence (burst count = 2).
2.
Read and write state machines can be active simultaneously.
3.
State machine control timing sequence is controlled by K.
相關(guān)PDF資料
PDF描述
UPD44165082 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165182F5-E60-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165182F5-E75-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165362F5-E60-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
UPD44165082F5-E75-EQ1 18M-BIT QDRII SRAM 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44165092BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:2MX9, 2BURST, 250 MHZ QDRII SRAM - Trays
UPD44165094BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 2M x 9-Bit 0.45ns 165-Pin BGA
UPD44165362BF5-E40-EQ3 制造商:Renesas Electronics Corporation 功能描述:UPD44165362BF5-E40-EQ3 - Trays
UPD44165362BF5-E40-EQ3-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 18M-Bit 512K x 36 0.45ns 165-Pin BGA
UPD44321182GF-A50(A) 制造商:Renesas Electronics Corporation 功能描述: