- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379496 > UPD44324364F5-E33-EQ2 (NEC Corp.) 36M-BIT DDRII SRAM 4-WORD BURST OPERAT PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD44324364F5-E33-EQ2 |
| 廠商： | NEC Corp. |
| 英文描述： | 36M-BIT DDRII SRAM 4-WORD BURST OPERAT |
| 中文描述： | 36M條位SRAM的4條DDRII詞爆生產(chǎn)營運(yùn) |
| 文件頁數(shù)： | 10/32頁 |
| 文件大?。?/td> | 352K |
| 代理商： | UPD44324364F5-E33-EQ2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
10
Preliminary Data Sheet
M16781EJ1V0DS
μ
PD44324084, 44324094, 44324184, 44324364
Burst Sequence
Linear Burst Sequence Table
[
μ
PD44324184,
μ
PD44324364]
A1, A0
A1, A0
A1, A0
A1, A0
External Address
0, 0
0, 1
1, 0
1, 1
1st Internal Burst Address
0, 1
1, 0
1, 1
0, 0
2nd Internal Burst Address
1, 0
1, 1
0, 0
0, 1
3rd Internal Burst Address
1, 1
0, 0
0, 1
1, 0
Truth Table
Operation
/LD
R, /W
CLK
DQ
WRITE cycle
L
L
L
→
H
Data in
Load address, input write data on two
Input data
D(A1)
D(A2)
D(A3)
D(A4)
consecutive K and /K rising edge
Input clock
K(t+1)
↑
/K(t+1)
↑
K(t+2)
↑
/K(t+2)
↑
READ cycle
L
H
L
→
H
Data out
Load address, read data on two
Output data
Q(A1)
Q(A2)
Q(A3)
Q(A4)
consecutive C and /C rising edge
Output clock
/C(t+1)
↑
C(t+2)
↑
/C(t+2)
↑
C(t+3)
↑
NOP (No operation)
H
X
L
→
H
High-Z
STANDBY(Clock stopped)
X
X
Stopped
Previous state
Remarks 1.
H : High level, L : Low level,
×
: don’t care,
↑
: rising edge.
2.
Data inputs are registered at K and /K rising edges. Data outputs are delivered at C and /C rising edges
except if C and /C are HIGH then Data outputs are delivered at K and /K rising edges.
3.
All control inputs in the truth table must meet setup/hold times around the rising edge (LOW to HIGH) of
K. All control inputs are registered during the rising edge of K.
4.
This device contains circuitry that will ensure the outputs will be in high impedance during power-up.
5.
Refer to state diagram and timing diagrams for clarification.
6.
A1 refers to the address input during a WRITE or READ cycle. A2, A3 and A4 refer to the next internal
burst address in accordance with the linear burst sequence.
7.
It is recommended that K = /K = C = /C when clock is stopped. This is not essential but permits most
rapid restart by overcoming transmission line charging symmetrically.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD44324185F5-E40-EQ2 | 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| UPD44324085F5-E33-EQ2 | 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| UPD44324185F5-E33-EQ2 | 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| UPD44324365F5-E33-EQ2 | 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |
| UPD44324085F5-E40-EQ2 | 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD44324365BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
| UPD44324365BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA |
| UPD44325084BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA |
| UPD44325092BF5-E40-FQ1-A | 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 4M x 9-Bit 0.45ns 165-Pin BGA |
| UPD44325094BF5-E40-FQ1 | 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。