參數(shù)資料
型號(hào): UPD44324364F5-E33-EQ2
廠商: NEC Corp.
英文描述: 36M-BIT DDRII SRAM 4-WORD BURST OPERAT
中文描述: 36M條位SRAM的4條DDRII詞爆生產(chǎn)營(yíng)運(yùn)
文件頁數(shù): 9/32頁
文件大小: 352K
代理商: UPD44324364F5-E33-EQ2
9
Preliminary Data Sheet
M16781EJ1V0DS
μ
PD44324084, 44324094, 44324184, 44324364
Power-on Sequence
The following two timing charts show the recommended power-on sequence, i.e., when starting the clock after
V
DD
/V
DD
Q stable and when starting the clock before V
DD
/V
DD
Q stable.
1. Clock starts after V
DD
/V
DD
Q stable
V
DD
/V
DD
Q
V
DD
/V
DD
Q Stable (<
±
0.1 V DC per 50 ns)
Clock Start
1,024 cycles or more
Stable Clock
Start
Normal Operation
Clock
2. Clock starts before V
DD
/V
DD
Q stable
V
DD
/V
DD
Q
V
DD
/V
DD
Q Stable (<
±
0.1 V DC per 50 ns)
Clock Start
1,024 cycles or more
Stable Clock
30 ns (MIN.)
DLL Reset or DLL Off
Start
Normal Operation
Clock
相關(guān)PDF資料
PDF描述
UPD44324185F5-E40-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324085F5-E33-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324185F5-E33-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324365F5-E33-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
UPD44324085F5-E40-EQ2 36M-BIT DDRII SRAM SEPARATE I/O 2-WORD BURST OPERATION
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD44324365BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44324365BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:36MB, DDRII SRAM - Trays 制造商:Renesas Electronics Corporation 功能描述:IC SRAM DDRII 36MBIT 165BGA
UPD44325084BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA
UPD44325092BF5-E40-FQ1-A 制造商:Renesas Electronics Corporation 功能描述:SRAM Chip Sync Dual 1.8V 36M-Bit 4M x 9-Bit 0.45ns 165-Pin BGA
UPD44325094BF5-E40-FQ1 制造商:Renesas Electronics Corporation 功能描述:IC SRAM QDRII 36MBIT 165BGA