- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄379498 > UPD4482183GF-A44Y (NEC Corp.) 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT PDF資料下載
參數(shù)資料
| 型號： | UPD4482183GF-A44Y |
| 廠商： | NEC Corp. |
| 英文描述： | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
| 中文描述： | 800萬位CMOS同步快速靜態(tài)存儲器流水線操作雙循環(huán)取消選擇 |
| 文件頁數(shù)： | 10/28頁 |
| 文件大小： | 300K |
| 代理商： | UPD4482183GF-A44Y |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
10
Data Sheet M14904EJ3V0DS
μ
PD4482163, 4482183, 4482323, 4482363
Partial Truth Table for Write Enables
[
μ
PD4482163,
μ
PD4482183]
Operation
/GW
/BWE
/BW1
/BW2
Read Cycle
H
H
×
×
Read Cycle
H
L
H
H
Write Cycle / Byte 1 (I/O [1:8], I/OP1)
H
L
L
H
Write Cycle / Byte 2 (I/O [9:16], I/OP2)
H
L
H
L
Write Cycle / All Bytes
H
L
L
L
Write Cycle / All Bytes
L
×
×
×
Remark
×
: don’t care
[
μ
PD4482323,
μ
PD4482363]
Operation
/GW
/BWE
/BW1
/BW2
/BW3
/BW4
Read Cycle
H
H
×
×
×
×
Read Cycle
H
L
H
H
H
H
Write Cycle / Byte 1 (I/O [1:8], I/OP1)
H
L
L
H
H
H
Write Cycle / Byte 2 (I/O [9:16], I/OP2)
H
L
H
L
H
H
Write Cycle / Byte 3 (I/O [17:24], I/OP3)
H
L
H
H
L
H
Write Cycle / Byte 4 (I/O [25:32], I/OP4)
H
L
H
H
H
L
Write Cycle / All Bytes
H
L
L
L
L
L
Write Cycle / All Bytes
L
×
×
×
×
×
Remark
×
: don’t care
Pass-Through Truth Table
Previous Cycle
Present Cycle
Next Cycle
Operation
Add
/WRITE
I/O
Operation
Add
/CEs
/WRITE
/G
I/O
Operation
Write Cycle
Ak
L
Dn(Ak)
Read Cycle
Am
L
H
L
Q1(Ak)
Read Q1(Am)
(Begin Burst)
Deselected
-
H
×
×
High-Z
No Carry Over from
Previous Cycle
Remarks
1.
×
: don’t care
2.
/WRITE = L means any one or more byte write enables (/BW1, /BW2, /BW3 or /BW4) and /BWE are
LOW or /GW is LOW.
/WRITE = H means the following two cases.
(1) /BWE and /GW are HIGH.
(2) /BW1, /BW2 and /GW are HIGH, and /BWE is LOW. [
μ
PD4482163,
μ
PD4482183]
/BW1 to /BW4 and /GW are HIGH, and /BWE is LOW. [
μ
PD4482323,
μ
PD4482363]
/CEs = L means /CE is LOW, /CE2 is LOW and CE2 is HIGH.
/CEs = H means /CE is HIGH or /CE2 is HIGH or CE2 is LOW.
ZZ (Sleep) Truth Table
ZZ
Chip Status
≤
0.2 V
Active
Open
Active
≥
V
DD
0.2 V
Sleep
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD4482363GF-A44Y | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
| UPD4482183GF-A50 | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
| UPD4482363GF-A50 | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
| UPD4482183GF-A50Y | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
| UPD4482363GF-A50Y | 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD45128163G5 | 制造商:Renesas Electronics Corporation 功能描述:128 MBIT SDRAM |
| UPD45128163G5-A75-9JF | 制造商:Elpida Memory Inc 功能描述:8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54 |
| UPD45128841G5-A75-9JF | 制造商:NEC Electronics Corporation 功能描述:SDRAM, 16M x 8, 54 Pin, Plastic, TSOP |
| UPD4516161AG5A109NF | 制造商:NEC Electronics Corporation 功能描述: |
| UPD4516161AG5-A10-9NF | 制造商:NEC Electronics Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP |
發(fā)布緊急采購，3分鐘左右您將得到回復。