參數(shù)資料
型號(hào): UPD4482183GF-A44Y
廠商: NEC Corp.
英文描述: 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
中文描述: 800萬(wàn)位CMOS同步快速靜態(tài)存儲(chǔ)器流水線操作雙循環(huán)取消選擇
文件頁(yè)數(shù): 15/28頁(yè)
文件大?。?/td> 300K
代理商: UPD4482183GF-A44Y
1
D
μ
P
TKHKH
TKLKH
TKHAX
TWVKH
TKHWX
TKHEX
TGLQV
TGLQX
TKHQX2
TKHQZ
Q1(A1)
Q1(A2)
Q2(A2)
Q3(A2)
Q4(A2)
Q1(A2)
A1
A2
A3
CLK
/AP
/AC
Address
/ADV
/CEs
Note1
/G
Data In
/BWE
/BWs
TGHQZ
TKHQV
TKHKL
TKHADSX
TADSVKH
TAVKH
TEVKH
TADSVKH
TKHADSX
TADVVKH
TKHADVX
TWVKH
TKHWX
/GW
Data Out
READ CYCLE
Remark
Qn(A2) refers to output from address A2. Q1-Q4 refer to outputs according to burst sequence.
Notes 1.
Note2
Outputs are disabled within two clock cycles after deselect.
3.
If
/GW is set to low level or /BWE is set to low level and one of /BW1 to /BW4 is set to low level,
Q1(A3) is not output.
2.
Q1(A3)
/CEs refers to /CE, CE2 and /CE2. When /CEs is LOW, /CE and /CE2 are LOW and CE2 is HIGH.
When /CEs is HIGH, /CE and /CE2 are HIGH and CE2 is LOW.
High-Z
High-Z
High-Z
Note3
Note3
相關(guān)PDF資料
PDF描述
UPD4482363GF-A44Y 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
UPD4482183GF-A50 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
UPD4482363GF-A50 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
UPD4482183GF-A50Y 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
UPD4482363GF-A50Y 8M-BIT CMOS SYNCHRONOUS FAST SRAM PIPELINED OPERATION DOUBLE CYCLE DESELECT
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD45128163G5 制造商:Renesas Electronics Corporation 功能描述:128 MBIT SDRAM
UPD45128163G5-A75-9JF 制造商:Elpida Memory Inc 功能描述:8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
UPD45128841G5-A75-9JF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 16M x 8, 54 Pin, Plastic, TSOP
UPD4516161AG5A109NF 制造商:NEC Electronics Corporation 功能描述:
UPD4516161AG5-A10-9NF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP