參數(shù)資料
型號: UPD45128163G5-A10I-9JF
廠商: ELPIDA MEMORY INC
元件分類: DRAM
英文描述: Hook-Up Wire; Conductor Size AWG:30; No. Strands x Strand Size:7 x 38; Jacket Color:Green; Approval Bodies:UL; Approval Categories:UL AWM Style 1213; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/4 Type E RoHS Compliant: Yes
中文描述: 8M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54
封裝: PLASTIC, TSOP2-54
文件頁數(shù): 7/86頁
文件大?。?/td> 785K
代理商: UPD45128163G5-A10I-9JF
Data Sheet E0346N10 (Ver. 1.0)
7
μ
PD45128163-I
13. Electrical Specifications ................................................................................................................ 32
13.1
AC Parameters for Read Timing ........................................................................................................ 37
13.2
AC Parameters for Write Timing ........................................................................................................ 39
13.3
Relationship between Frequency and Latency ................................................................................. 40
13.4
Mode Register Set ............................................................................................................................... 41
13.5
Power on Sequence and CBR (Auto) Refresh .................................................................................. 42
13.6
/CS Function ........................................................................................................................................ 43
13.7
Clock Suspension during Burst Read (using CKE Function) ......................................................... 44
13.8
Clock Suspension during Burst Write (using CKE Function) ......................................................... 46
13.9
Power Down Mode and Clock Mask .................................................................................................. 48
13.10 CBR (Auto) Refresh ............................................................................................................................. 49
13.11 Self Refresh (Entry and Exit) .............................................................................................................. 50
13.12 Random Column Read (Page with Same Bank) ............................................................................... 51
13.13 Random Column Write (Page with Same Bank) ............................................................................... 53
13.14 Random Row Read (Ping-Pong Banks) ............................................................................................ 55
13.15 Random Row Write (Ping-Pong Banks) ............................................................................................ 57
13.16 Read and Write .................................................................................................................................... 59
13.17 Interleaved Column Read Cycle ......................................................................................................... 61
13.18 Interleaved Column Write Cycle ......................................................................................................... 63
13.19 Auto Precharge after Read Burst ....................................................................................................... 65
13.20 Auto Precharge after Write Burst ....................................................................................................... 67
13.21 Full Page Read Cycle .......................................................................................................................... 69
13.22 Full Page Write Cycle .......................................................................................................................... 71
13.23 Byte Write Operation ........................................................................................................................... 73
13.24 Burst Read and Single Write (Option) ............................................................................................... 75
13.25 Full Page Random Column Read ....................................................................................................... 77
13.26 Full Page Random Column Write ....................................................................................................... 79
13.27 PRE (Precharge) Termination of Burst .............................................................................................. 81
14. Package Drawing ............................................................................................................................ 83
15. Recommended Soldering Conditions .......................................................................................... 84
相關(guān)PDF資料
PDF描述
UPD45128163G5-A10LI-9JF 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range)
UPD4564841G5 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564163 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564163G5 64M-bit Synchronous DRAM 4-bank, LVTTL
UPD4564441 64M-bit Synchronous DRAM 4-bank, LVTTL
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
UPD45128163G5-A75-9JF 制造商:Elpida Memory Inc 功能描述:8M X 16 SYNCHRONOUS DRAM, 5.4 ns, PDSO54
UPD45128841G5-A75-9JF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 16M x 8, 54 Pin, Plastic, TSOP
UPD4516161AG5A109NF 制造商:NEC Electronics Corporation 功能描述:
UPD4516161AG5-A10-9NF 制造商:NEC Electronics Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP
UPD4528BC 制造商:Panasonic Industrial Company 功能描述:IC