- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄384043 > UPD45128163G5-A80LI-9JF (ELPIDA MEMORY INC) RAC5-SA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 15V; Features: AC-DC Power Supply; 5 Watt PCB Mount Package; Universal Input Voltage Range; 3000VAC Isolation; Low Output Ripple and Noise; Short Circuit Protected; UL Approved PDF資料下載
參數(shù)資料
| 型號： | UPD45128163G5-A80LI-9JF |
| 廠商： | ELPIDA MEMORY INC |
| 元件分類： | DRAM |
| 英文描述： | RAC5-SA(-E)(-ST) Series - Powerline Regulated AC-DC Converters; Output Voltage (Vdc): 15V; Features: AC-DC Power Supply; 5 Watt PCB Mount Package; Universal Input Voltage Range; 3000VAC Isolation; Low Output Ripple and Noise; Short Circuit Protected; UL Approved |
| 中文描述： | 8M X 16 SYNCHRONOUS DRAM, 6 ns, PDSO54 |
| 封裝： | PLASTIC, TSOP2-54 |
| 文件頁數(shù)： | 9/86頁 |
| 文件大?。?/td> | 785K |
| 代理商： | UPD45128163G5-A80LI-9JF |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁當前第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Data Sheet E0346N10 (Ver. 1.0)
9
μ
PD45128163-I
2. Commands
Mode register set command
(/CS, /RAS, /CAS, /WE = Low)
The
μ
PD45128xxx has a mode register that defines how the device
operates. In this command, A0 through A11, BA0(A13) and BA1(A12)
are the data input pins. After power on, the mode register set
command must be executed to initialize the device.
The mode register can be set only when all banks are in idle state.
During 2 CLK (t
RSC
) following this command, the
μ
PD45128xxx
cannot accept any other commands.
Fig.1 Mode register set command
CLK
/WE
/CAS
/RAS
/CS
CKE
H
Add
A10
BA0(A13), BA1(A12)
Activate command
(/CS, /RAS = Low, /CAS, /WE = High)
The
μ
PD45128xxx has four banks, each with 4,096 rows.
This command activates the bank selected by BA0(A13) and
BA1(A12) and a row address selected by A0 through A11.
This command corresponds to a conventional DRAM’s /RAS falling.
Fig.2 Row address strobe and
bank activate command
/WE
/CAS
/RAS
/CS
CKE
CLK
H
Add
A10
BA0(A13), BA1(A12)
Row
Row
Precharge command
(/CS, /RAS, /WE = Low, /CAS = High)
This command begins precharge operation of the bank selected by
BA0(A13) and BA1(A12). When A10 is High, all banks are
precharged, regardless of BA0(A13) and BA1(A12). When A10 is
Low, only the bank selected by BA0(A13) and BA1(A12) is
precharged.
After this command, the
μ
PD45128xxx can’t accept the activate
command to the precharging bank during t
RP
(precharge to activate
command period).
This command corresponds to a conventional DRAM’s /RAS rising.
Fig.3 Precharge command
CLK
/WE
/CAS
/RAS
/CS
CKE
H
Add
A10
BA0(A13), BA1(A12)
(Precharge select)
相關PDF資料 |
PDF描述 |
|---|---|
| UPD45128163G5-A10I-9JF | Hook-Up Wire; Conductor Size AWG:30; No. Strands x Strand Size:7 x 38; Jacket Color:Green; Approval Bodies:UL; Approval Categories:UL AWM Style 1213; Passes VW-1 Flame Test; Cable/Wire MIL SPEC:MIL-W-16878/4 Type E RoHS Compliant: Yes |
| UPD45128163G5-A10LI-9JF | 128M-bit Synchronous DRAM 4-bank, LVTTL WTR (Wide Temperature Range) |
| UPD4564841G5 | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564163 | 64M-bit Synchronous DRAM 4-bank, LVTTL |
| UPD4564163G5 | 64M-bit Synchronous DRAM 4-bank, LVTTL |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| UPD45128841G5-A75-9JF | 制造商:NEC Electronics Corporation 功能描述:SDRAM, 16M x 8, 54 Pin, Plastic, TSOP |
| UPD4516161AG5A109NF | 制造商:NEC Electronics Corporation 功能描述: |
| UPD4516161AG5-A10-9NF | 制造商:NEC Electronics Corporation 功能描述:SDRAM, 1M x 16, 50 Pin, Plastic, TSOP |
| UPD4528BC | 制造商:Panasonic Industrial Company 功能描述:IC |
| UPD4528C | 制造商:Panasonic Industrial Company 功能描述:IC SUB:TC4528BP OR TVSTC4528BP |
發(fā)布緊急采購，3分鐘左右您將得到回復。