- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄378738 > UPD6104C001 Consumer IC PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD6104C001 |
| 英文描述： | Consumer IC |
| 中文描述： | 消費(fèi)性IC |
| 文件頁(yè)數(shù)： | 26/36頁(yè) |
| 文件大?。?/td> | 252K |
| 代理商： | UPD6104C001 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)
μ
PD61P24
26
DC Programming Characteristics (T
A
= 25
±
5
°
C, V
DD
= 6.0
±
0.25 V, V
PP
= 12.5
±
0.5 V)
Parameter
Symbol
Conditions
MIN.
TYP.
MAX.
Unit
High-level input voltage
V
IH1
Other than CLK
0.7 V
DD
V
DD
V
V
IH2
CLK
V
DD
–0.5
V
DD
V
Low-level input voltage
V
IL1
Other than CLK
0
0.3 V
DD
V
V
IL2
CLK
0
0.4
V
Input leakage current
I
LI
V
IN
= V
IL
or V
IH
10
μ
A
High-level output voltage
V
OH
I
OH
= –1 mA
V
DD
–1.0
V
Low-level output voltage
V
OL
I
OL
= 1.6 mA
0.4
V
V
DD
supply current
I
DD
30
mA
V
PP
supply current
I
PP
MD0 = V
IL
, MD1 = V
IH
30
mA
Cautions 1. Keep V
PP
to within +13.5 V including the overshoot.
2. Apply V
DD
before V
PP
, and turn it off after V
PP
.
AC Programming Characteristics (T
A
= 25
±
5
°
C, V
DD
= 6.0
±
0.25 V, V
PP
= 12.5
±
0.5 V)
Parameter
Symbol
Note 1
Conditions
MIN.
TYP.
MAX.
Unit
Address setup time
Note 2
(vs. MD0
↓
)
t
AS
t
AS
2
μ
s
MD1 setup time (vs. MD0
↓
)
t
M1S
t
OES
2
μ
s
Data setup time (vs. MD0
↓
)
t
DS
t
DS
2
μ
s
Address hold time
Note 2
(vs. MD0
↑
)
t
AH
t
AH
2
μ
s
Data hold time (vs. MD0
↑
)
t
DH
t
DH
2
μ
s
MD0
↑→
data output float delay time
t
DF
t
DF
0
130
ns
V
PP
setup time (vs. MD3
↑
)
t
VPS
t
VPS
2
μ
s
V
DD
setup time (vs. MD3
↑
)
t
VDS
t
VCS
2
μ
s
Initial program pulse width
t
PW
t
PW
0.95
1.0
1.05
ms
Additional program pulse width
t
OPW
t
OPW
0.95
21.0
ms
MD0 setup time (vs. MD1
↑
)
t
M0S
t
CES
2
μ
s
MD0
↓→
data output delay time
t
DV
t
DV
MD0 = MD1 = V
IL
1
μ
s
MD1 hold time (vs. MD0
↑
)
t
M1H
t
OEH
t
M1H
+ t
M1R
≥
50
μ
s
2
μ
s
MD1 recovery time (vs. MD0
↓
)
t
M1R
t
OR
2
μ
s
Program counter reset time
t
PCR
—
10
μ
s
CLK input high-, low-level widths
t
XH
, t
XL
—
0.125
μ
s
CLK input frequency
f
X
—
4.19
MHz
Initial mode set time
t
I
—
2
μ
s
MD3 setup time (vs. MD1
↑
)
t
M3S
—
2
μ
s
MD3 hold time (vs. MD1
↓
)
t
M3H
—
2
μ
s
MD3 setup time (vs. MD0
↓
)
t
M3SR
—
On reading program memory
2
μ
s
Address
Note 2
→
data output delay time
t
DAD
t
ACC
On reading program memory
2
μ
s
Address
Note 2
→
data output hold time
t
HAD
t
OH
On reading program memory
0
130
ns
MD3 hold time (vs. MD0
↑
)
t
M3HR
—
On reading program memory
2
μ
s
MD3
↓→
data output float delay time
t
DFR
—
On reading program memory
2
μ
s
Reset setup time
t
RES
10
μ
s
Notes 1.
Corresponding symbols of
μ
PD27C256A (the
μ
PD27C256A is a maintenance product).
2.
The internal address signal is incremented by one at the falling edge of CLK input at the third clock.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD6105C002 | Consumer IC |
| UPD6120C-101 | Remote-Control Transmitter/Encoder |
| UPD6120C-102 | Remote-Control Transmitter/Encoder |
| UPD6127CS | Remote-Control Transmitter/Encoder |
| UPD6127GS | Remote-Control Transmitter/Encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD61051 | 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML | 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61051GD-LML-A | 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052 | 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
| UPD61052GD-LML | 制造商:NEC 制造商全稱(chēng):NEC 功能描述:MOS INTEGRATED CIRCUIT MPEG2 AUDIO/VIDEO ENCODER |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。