- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376429 > UPD70208HGK-12-9EU (NEC Corp.) V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR PDF資料下載
參數(shù)資料
| 型號(hào)： | UPD70208HGK-12-9EU |
| 廠商： | NEC Corp. |
| 英文描述： | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| 中文描述： | V40HLTM，V50HLTM 16 / 8，16位微處理器 |
| 文件頁(yè)數(shù)： | 39/110頁(yè) |
| 文件大?。?/td> | 625K |
| 代理商： | UPD70208HGK-12-9EU |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)當(dāng)前第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)
39
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
The instruction set is shown in tabular form on the following pages.
Clock cycle shown in table is the time required for execution of instruction by the execution unit and is based on the
following conditions.
Prefetch time and wait time for using bus, etc. are not included.
0 wait is assumed for memory access. That is, the clock number of one bus cycle is four clock cycle.
0 wait is assumed for I/O access.
Primitive block transfer instruction and primitive input/output instruction is included repeat prefixes.
The number of clock cycle of instruction with byte processing and word processing (with W bit) is shown as the followings.
(1) V40HL
On the left of "/"
:
The value corresponding to byte processing (W= 0) or word processing (W = 1) of even
address
On the right of "/": The value corresponding to word processing (W =1) of odd address
For the clock of block transfer related instruction of V40HL, see
Table 15-8
.
Table 15-8. Number of Clock Cycles in Block Transfer Related Instruction (V40HL)
Instruction
Number of Clock Cycles
Byte Processing (W = 0)
Word Processing (W = 1)
MOVBK
9 + 8
×
rep
(9)
9 + 16
×
rep
(17)
CMPBK
7 + 14
×
rep
(13)
7 + 22
×
rep
(21)
CMPM
7 + 10
×
rep
(7)
7 + 14
×
rep
(11)
LDM
7 + 9
×
rep
(7)
7 + 13
×
rep
(11)
STM
5 + 4
×
rep
(5)
5 + 8
×
rep
(9)
INM
9 + 8
×
rep
(10)
9 + 16
×
rep
(18)
OUTM
9 + 8
×
rep
(10)
9 + 16
×
rep
(18)
Remark
The figures in parentheses apply to one-time processing only.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| UPD70208HGK-16-9EU | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-20-9EU | V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70236A | 16-BIT MICROPROCESSOR |
| UPD70236AGC-10-9EV | LJT 19C 19#12 SKT PLUG |
| UPD70236AGC-12-9EV | Circular Connector; No. of Contacts:19; Series:MS27467; Body Material:Aluminum; Connecting Termination:Crimp; Connector Shell Size:25; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:25-19 RoHS Compliant: No |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| UPD70208HGK-16-9EU | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HGK-20-9EU | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HLP-10 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HLP-12 | 制造商:NEC 制造商全稱:NEC 功能描述:V40HLTM, V50HLTM 16/8, 16-BIT MICROPROCESSOR |
| UPD70208HLP16 | 制造商: 功能描述: 制造商:undefined 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。