23
μ
PD70208H, 70216H
Data Sheet U13225EJ4V0DS00
Figure 3-1. Internal Block Diagram of CPU (2/2)
(b) V50HL
PS
SS
DS0
DS1
PFP
DP
TEMP
ADM
Q0
Q2
Q4
Q1
Q3
Q5
LC
PC
AW
BW
CW
DW
IX
IY
BP
SP
TC
TA
TB
SHIFTER
ALU
PSW
INSTRUCTION DECODER
EFFECTIVE ADDRESS
GENERATOR
29
Sub Data Bus
(16)
Main Data Bus
(16)
Q
Micro Data Bus
T-STATE
CONTROL
CYCLE
DECISION
QUEUE
CONTROL
STANDBY
CONTROL
INTERRUPT
CONTROL
NMI
INT
(From ICU)
CLOCK
(From CG)
To BIU
BCU
EXU
Internal Address/Data Bus (20)
INSTRUCTION
μ
ROM
μ
R
SEQUENCE
CONTROL
μ